Home
last modified time | relevance | path

Searched refs:CurRC (Results 1 – 7 of 7) sorted by relevance

/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/
DMachineInstr.cpp690 unsigned Reg, const TargetRegisterClass *CurRC, const TargetInstrInfo *TII, in getRegClassConstraintEffectForVReg() argument
695 for (ConstMIBundleOperands OpndIt(*this); OpndIt.isValid() && CurRC; in getRegClassConstraintEffectForVReg()
697 CurRC = OpndIt->getParent()->getRegClassConstraintEffectForVRegImpl( in getRegClassConstraintEffectForVReg()
698 OpndIt.getOperandNo(), Reg, CurRC, TII, TRI); in getRegClassConstraintEffectForVReg()
701 for (unsigned i = 0, e = NumOperands; i < e && CurRC; ++i) in getRegClassConstraintEffectForVReg()
702 CurRC = getRegClassConstraintEffectForVRegImpl(i, Reg, CurRC, TII, TRI); in getRegClassConstraintEffectForVReg()
703 return CurRC; in getRegClassConstraintEffectForVReg()
707 unsigned OpIdx, unsigned Reg, const TargetRegisterClass *CurRC, in getRegClassConstraintEffectForVRegImpl() argument
709 assert(CurRC && "Invalid initial register class"); in getRegClassConstraintEffectForVRegImpl()
713 return CurRC; in getRegClassConstraintEffectForVRegImpl()
[all …]
DRegAllocGreedy.cpp2048 const TargetRegisterClass *CurRC = MRI->getRegClass(VirtReg.reg); in tryInstructionSplit() local
2050 if (!RegClassInfo.isProperSubClass(CurRC)) in tryInstructionSplit()
2066 TRI->getLargestLegalSuperClass(CurRC, *MF); in tryInstructionSplit()
2487 const TargetRegisterClass *CurRC = MRI->getRegClass(VirtReg.reg); in mayRecolorAllInterferences() local
2506 MRI->getRegClass(Intf->reg) == CurRC) && in mayRecolorAllInterferences()
/external/llvm/lib/CodeGen/
DMachineInstr.cpp1215 unsigned Reg, const TargetRegisterClass *CurRC, const TargetInstrInfo *TII, in getRegClassConstraintEffectForVReg() argument
1220 for (ConstMIBundleOperands OpndIt(*this); OpndIt.isValid() && CurRC; in getRegClassConstraintEffectForVReg()
1222 CurRC = OpndIt->getParent()->getRegClassConstraintEffectForVRegImpl( in getRegClassConstraintEffectForVReg()
1223 OpndIt.getOperandNo(), Reg, CurRC, TII, TRI); in getRegClassConstraintEffectForVReg()
1226 for (unsigned i = 0, e = NumOperands; i < e && CurRC; ++i) in getRegClassConstraintEffectForVReg()
1227 CurRC = getRegClassConstraintEffectForVRegImpl(i, Reg, CurRC, TII, TRI); in getRegClassConstraintEffectForVReg()
1228 return CurRC; in getRegClassConstraintEffectForVReg()
1232 unsigned OpIdx, unsigned Reg, const TargetRegisterClass *CurRC, in getRegClassConstraintEffectForVRegImpl() argument
1234 assert(CurRC && "Invalid initial register class"); in getRegClassConstraintEffectForVRegImpl()
1238 return CurRC; in getRegClassConstraintEffectForVRegImpl()
[all …]
DRegAllocGreedy.cpp1583 const TargetRegisterClass *CurRC = MRI->getRegClass(VirtReg.reg); in tryInstructionSplit() local
1585 if (!RegClassInfo.isProperSubClass(CurRC)) in tryInstructionSplit()
1600 TRI->getLargestLegalSuperClass(CurRC, *MF); in tryInstructionSplit()
2012 const TargetRegisterClass *CurRC = MRI->getRegClass(VirtReg.reg); in mayRecolorAllInterferences() local
2029 MRI->getRegClass(Intf->reg) == CurRC) || in mayRecolorAllInterferences()
/external/llvm/lib/CodeGen/GlobalISel/
DRegisterBankInfo.cpp93 const TargetRegisterClass &CurRC = *TRI.getRegClass(RCId); in addRegBankCoverage() local
95 DEBUG(dbgs() << "Examine: " << TRI.getRegClassName(&CurRC) in addRegBankCoverage()
96 << "(Size*8: " << (CurRC.getSize() * 8) << ")\n"); in addRegBankCoverage()
99 MaxSize = std::max(MaxSize, CurRC.getSize() * 8); in addRegBankCoverage()
105 make_range(CurRC.vt_begin(), CurRC.vt_end())) in addRegBankCoverage()
110 for (BitMaskClassIterator It(CurRC.getSubClassMask(), TRI); It.isValid(); in addRegBankCoverage()
/external/llvm/include/llvm/CodeGen/
DMachineInstr.h1010 unsigned Reg, const TargetRegisterClass *CurRC,
1024 getRegClassConstraintEffect(unsigned OpIdx, const TargetRegisterClass *CurRC,
1274 unsigned OpIdx, unsigned Reg, const TargetRegisterClass *CurRC,
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/
DMachineInstr.h1098 unsigned Reg, const TargetRegisterClass *CurRC,
1112 getRegClassConstraintEffect(unsigned OpIdx, const TargetRegisterClass *CurRC,
1403 unsigned OpIdx, unsigned Reg, const TargetRegisterClass *CurRC,