Home
last modified time | relevance | path

Searched refs:DDR_400 (Results 1 – 6 of 6) sorted by relevance

/external/u-boot/drivers/ddr/marvell/axp/
Dddr3_axp_vars.h144 {0, 0, 0, 0, 0, 0, 0, 0, 0, DDR_333, DDR_400, 0},
147 {0, 0, DDR_400, 0, 0, 0, 0, 0, 0, 0, 0, 0},
149 DDR_400, DDR_800},
152 {DDR_400, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0},
153 {0, 0, DDR_400, 0, DDR_500, 0, 0, 0, 0, 0, 0, DDR_533},
154 {DDR_400, 0, 0, DDR_533, DDR_600, 0, 0, 0, 0, 0, 0, DDR_640},
156 {0, 0, DDR_300, DDR_333, 0, 0, 0, 0, 0, 0, 0, DDR_400},
Dddr3_dfs.c981 if (freq == DDR_400) { in ddr3_dfs_low_2_high()
992 if (freq == DDR_400) { in ddr3_dfs_low_2_high()
1074 if (freq <= DDR_400) { in ddr3_dfs_low_2_high()
1081 } else if ((freq > DDR_400) && (freq <= DDR_533)) { in ddr3_dfs_low_2_high()
1168 if (freq == DDR_400) in ddr3_dfs_low_2_high()
1181 if (freq == DDR_400) in ddr3_dfs_low_2_high()
1475 if (freq == DDR_400) in ddr3_dfs_low_2_high()
1495 if (freq != DDR_400) in ddr3_dfs_low_2_high()
Dddr3_hw_training.c149 if ((dram_info.target_frequency > DDR_400) && (ddr3_run_pbs)) in ddr3_hw_training()
153 if ((dram_info.target_frequency > DDR_400) && (ddr3_run_pbs) && in ddr3_hw_training()
294 freq = DDR_400; in ddr3_hw_training()
334 (freq == DDR_400)) { in ddr3_hw_training()
366 if (freq == DDR_400 && dram_info.rl400_bug) { in ddr3_hw_training()
Dddr3_axp.h470 #define DDR_400 3 macro
484 #define MARGIN_FREQ DDR_400
Dddr3_write_leveling.c487 if (freq <= DDR_400) { in ddr3_write_leveling_hw_reg_dimm()
607 if (freq <= DDR_400) { in ddr3_write_leveling_hw_reg_dimm()
636 if (freq <= DDR_400) { in ddr3_write_leveling_hw_reg_dimm()
903 if (freq <= DDR_400) { in ddr3_write_leveling_sw_reg_dimm()
1102 if (freq <= DDR_400) { in ddr3_write_leveling_sw_reg_dimm()
Dddr3_init.c1176 tmp = DDR_400; in get_target_freq()