Searched refs:DDst (Results 1 – 3 of 3) sorted by relevance
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/ |
| D | HexagonSubtarget.cpp | 349 MachineInstr *DDst = Dst->Succs[0].getSUnit()->getInstr(); in adjustSchedDependency() local
351 for (unsigned OpNum = 0; OpNum < DDst->getNumOperands(); OpNum++) { in adjustSchedDependency()
352 const MachineOperand &MO = DDst->getOperand(OpNum); in adjustSchedDependency()
359 0, *DDst, UseIdx)); in adjustSchedDependency()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMBaseInstrInfo.cpp | 4374 unsigned DstLane = 0, SrcLane = 0, DDst, DSrc; in setExecutionDomain() local
4375 DDst = getCorrespondingDRegAndLane(TRI, DstReg, DstLane); in setExecutionDomain()
4385 if (DSrc == DDst) { in setExecutionDomain()
4389 MIB.addReg(DDst, RegState::Define) in setExecutionDomain()
4390 .addReg(DDst, getUndefRegState(!MI.readsRegister(DDst, TRI))) in setExecutionDomain()
4417 DDst); in setExecutionDomain()
4422 unsigned CurReg = SrcLane == 1 && DstLane == 1 ? DSrc : DDst; in setExecutionDomain()
4426 CurReg = SrcLane == 0 && DstLane == 0 ? DSrc : DDst; in setExecutionDomain()
4437 MIB.addReg(DDst, RegState::Define); in setExecutionDomain()
4441 CurReg = SrcLane == 1 && DstLane == 0 ? DSrc : DDst; in setExecutionDomain()
[all …]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
| D | ARMBaseInstrInfo.cpp | 4772 unsigned DstLane = 0, SrcLane = 0, DDst, DSrc; in setExecutionDomain() local
4773 DDst = getCorrespondingDRegAndLane(TRI, DstReg, DstLane); in setExecutionDomain()
4783 if (DSrc == DDst) { in setExecutionDomain()
4787 MIB.addReg(DDst, RegState::Define) in setExecutionDomain()
4788 .addReg(DDst, getUndefRegState(!MI.readsRegister(DDst, TRI))) in setExecutionDomain()
4815 DDst); in setExecutionDomain()
4820 unsigned CurReg = SrcLane == 1 && DstLane == 1 ? DSrc : DDst; in setExecutionDomain()
4824 CurReg = SrcLane == 0 && DstLane == 0 ? DSrc : DDst; in setExecutionDomain()
4834 MIB.addReg(DDst, RegState::Define); in setExecutionDomain()
4838 CurReg = SrcLane == 1 && DstLane == 0 ? DSrc : DDst; in setExecutionDomain()
[all …]
|