Home
last modified time | relevance | path

Searched refs:EMIF1_BASE (Results 1 – 8 of 8) sorted by relevance

/external/u-boot/cmd/ti/
Dddr3.c161 struct emif_reg_struct *emif = (struct emif_reg_struct *)EMIF1_BASE; in ddr_check_ecc_status()
188 struct emif_reg_struct *emif = (struct emif_reg_struct *)EMIF1_BASE; in ddr_memory_ecc_err()
211 writel(ecc_ctrl, EMIF1_BASE + KS2_DDR3_ECC_ADDR_RANGE1_OFFSET); in ddr_memory_ecc_err()
212 ddr3_enable_ecc(EMIF1_BASE, 1); in ddr_memory_ecc_err()
230 struct emif_reg_struct *emif = (struct emif_reg_struct *)EMIF1_BASE; in is_addr_valid()
269 struct emif_reg_struct *emif = (struct emif_reg_struct *)EMIF1_BASE; in is_ecc_enabled()
/external/u-boot/arch/arm/mach-omap2/
Demif-common.c40 set_lpmode_selfrefresh(EMIF1_BASE); in force_emif_self_refresh()
47 if (base == EMIF1_BASE) in emif_num()
354 if ((base != EMIF1_BASE) || !is_dra76x()) in dra7_enable_ecc()
441 if (is_dra76x() && (base == EMIF1_BASE) && in dra7_ddr3_init()
1191 u32 base = (emif_nr == 1) ? EMIF1_BASE : EMIF2_BASE; in emif_get_device_details()
1221 emif_nr = (base == EMIF1_BASE) ? 1 : 2; in do_sdram_init()
1328 emif1_size = get_emif_mem_size(EMIF1_BASE); in dmm_init()
1511 struct emif_reg_struct *emif = (struct emif_reg_struct *)EMIF1_BASE; in sdram_init()
1533 do_sdram_init(EMIF1_BASE); in sdram_init()
1540 emif_post_init_config(EMIF1_BASE); in sdram_init()
[all …]
Dclocks-common.c377 struct emif_reg_struct *emif = (struct emif_reg_struct *)EMIF1_BASE; in setup_dplls()
/external/u-boot/arch/arm/mach-omap2/omap5/
Dsdram.c511 emif_nr = (base == EMIF1_BASE) ? 1 : 2; in do_ext_phy_settings_omap5()
549 emif_nr = (base == EMIF1_BASE) ? 1 : 2; in do_ext_phy_settings_dra7()
Dhwinit.c125 struct emif_reg_struct *emif = (struct emif_reg_struct *)EMIF1_BASE; in do_io_settings()
313 if (emif_base == EMIF1_BASE) in config_data_eye_leveling_samples()
/external/u-boot/arch/arm/mach-omap2/am33xx/
Demif4.c109 if (get_emif_rev(EMIF1_BASE) == EMIF_4D5) in config_ddr()
/external/u-boot/arch/arm/mach-keystone/include/mach/
Dhardware.h80 #define EMIF1_BASE KS2_DDR3A_EMIF_CTRL_BASE macro
/external/u-boot/arch/arm/include/asm/
Demif.h20 #ifndef EMIF1_BASE
21 #define EMIF1_BASE 0x4c000000 macro