Home
last modified time | relevance | path

Searched refs:ESW_SYS_DIV_TRIGGER_MASK (Results 1 – 2 of 2) sorted by relevance

/external/u-boot/arch/arm/cpu/armv7/bcm235xx/
Dclk-eth.c30 #define ESW_SYS_DIV_TRIGGER_MASK 0x00000001 macro
85 writel(readl(ESW_SYS_DIV_ADDR) | ESW_SYS_DIV_TRIGGER_MASK, in clk_eth_enable()
93 if (!(readl(ESW_SYS_DIV_ADDR) & ESW_SYS_DIV_TRIGGER_MASK)) { in clk_eth_enable()
/external/u-boot/arch/arm/cpu/armv7/bcm281xx/
Dclk-eth.c30 #define ESW_SYS_DIV_TRIGGER_MASK 0x00000001 macro
85 writel(readl(ESW_SYS_DIV_ADDR) | ESW_SYS_DIV_TRIGGER_MASK, in clk_eth_enable()
93 if (!(readl(ESW_SYS_DIV_ADDR) & ESW_SYS_DIV_TRIGGER_MASK)) { in clk_eth_enable()