/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
D | ARMCodeGenPrepare.cpp | 287 Type *ExtTy = Type::getInt32Ty(M->getContext()); in Mutate() local 311 ConstantExpr::getSExt(Const, ExtTy) : in Mutate() 312 ConstantExpr::getZExt(Const, ExtTy); in Mutate() 319 NewConst = ConstantInt::get(ExtTy, NewVal); in Mutate() 343 auto *ZExt = cast<Instruction>(Builder.CreateZExt(V, ExtTy)); in Mutate() 357 ZExt->mutateType(ExtTy); in Mutate() 384 if ((U->getType() == ExtTy) || !isSupportedType(&*U)) in Mutate() 390 U->mutateType(ExtTy); in Mutate() 394 I->mutateType(ExtTy); in Mutate() 405 if (ZExt->getDestTy() != ExtTy) { in Mutate() [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/ |
D | CodeGenPrepare.cpp | 3294 ExtType ExtTy = IsSExt ? SignExtension : ZeroExtension; in addPromotedInst() local 3299 if (It->second.getInt() == ExtTy) in addPromotedInst() 3305 ExtTy = BothExtension; in addPromotedInst() 3307 PromotedInsts[ExtOpnd] = TypeIsSExt(ExtOpnd->getType(), ExtTy); in addPromotedInst() 3317 ExtType ExtTy = IsSExt ? SignExtension : ZeroExtension; in getOrigType() local 3319 if (It != PromotedInsts.end() && It->second.getInt() == ExtTy) in getOrigType() 3531 Type *ExtTy = Ext->getType(); in getAction() local 3536 if (!ExtOpnd || !canGetThrough(ExtOpnd, ExtTy, PromotedInsts, IsSExt)) in getAction() 3553 if (!ExtOpnd->hasOneUse() && !TLI.isTruncateFree(ExtTy, ExtOpnd->getType())) in getAction() 4752 Type *ExtTy = FirstUser->getType(); in hasSameExtUse() local [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/ |
D | SelectionDAGNodes.h | 541 uint16_t ExtTy : 2; // enum ISD::LoadExtType 2055 LoadSDNodeBits.ExtTy = ETy; 2064 return static_cast<ISD::LoadExtType>(LoadSDNodeBits.ExtTy); 2138 LoadSDNodeBits.ExtTy = ETy; 2143 return static_cast<ISD::LoadExtType>(LoadSDNodeBits.ExtTy);
|
D | TargetLowering.h | 1207 ISD::LoadExtType ExtTy, in shouldReduceLoadWidth() argument
|
/external/llvm/lib/CodeGen/ |
D | CodeGenPrepare.cpp | 2931 Type *ExtTy = Ext->getType(); in getAction() local 2936 if (!ExtOpnd || !canGetThrough(ExtOpnd, ExtTy, PromotedInsts, IsSExt)) in getAction() 2953 if (!ExtOpnd->hasOneUse() && !TLI.isTruncateFree(ExtTy, ExtOpnd->getType())) in getAction() 4080 Type *ExtTy = FirstUser->getType(); in hasSameExtUse() local 4087 if (CurTy == ExtTy) in hasSameExtUse() 4106 if (ExtTy->getScalarType()->getIntegerBitWidth() > in hasSameExtUse() 4109 LargeTy = ExtTy; in hasSameExtUse() 4111 NarrowTy = ExtTy; in hasSameExtUse()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/ |
D | HexagonISelLoweringHVX.cpp | 1212 MVT ExtTy = typeExtElem(ResTy, 2); in LowerHvxMul() local 1215 SDValue M = getInstr(MpyOpc, dl, ExtTy, {Vs, Vt}, DAG); in LowerHvxMul() 1269 MVT ExtTy = typeExtElem(ResTy, 2); in LowerHvxMulh() local 1273 SDValue M = getInstr(MpyOpc, dl, ExtTy, {Vs, Vt}, DAG); in LowerHvxMulh()
|
/external/swiftshader/third_party/LLVM/lib/Analysis/ |
D | ScalarEvolution.cpp | 2130 IntegerType *ExtTy = in getUDivExpr() local 2139 getZeroExtendExpr(AR, ExtTy) == in getUDivExpr() 2140 getAddRecExpr(getZeroExtendExpr(AR->getStart(), ExtTy), in getUDivExpr() 2141 getZeroExtendExpr(Step, ExtTy), in getUDivExpr() 2154 getZeroExtendExpr(AR, ExtTy) == in getUDivExpr() 2155 getAddRecExpr(getZeroExtendExpr(AR->getStart(), ExtTy), in getUDivExpr() 2156 getZeroExtendExpr(Step, ExtTy), in getUDivExpr() 2169 Operands.push_back(getZeroExtendExpr(M->getOperand(i), ExtTy)); in getUDivExpr() 2170 if (getZeroExtendExpr(M, ExtTy) == getMulExpr(Operands)) in getUDivExpr() 2187 Operands.push_back(getZeroExtendExpr(A->getOperand(i), ExtTy)); in getUDivExpr() [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/ |
D | AArch64ISelLowering.h | 312 bool shouldReduceLoadWidth(SDNode *Load, ISD::LoadExtType ExtTy,
|
D | AArch64ISelLowering.cpp | 2436 const EVT &ExtTy, in addRequiredExtensionForVectorMULL() argument 2441 assert(ExtTy.is128BitVector() && "Unexpected extension size"); in addRequiredExtensionForVectorMULL() 7892 ISD::LoadExtType ExtTy, in shouldReduceLoadWidth() argument 7896 if (ExtTy != ISD::NON_EXTLOAD) in shouldReduceLoadWidth()
|
/external/llvm/lib/Analysis/ |
D | ScalarEvolution.cpp | 2697 IntegerType *ExtTy = in getUDivExpr() local 2706 getZeroExtendExpr(AR, ExtTy) == in getUDivExpr() 2707 getAddRecExpr(getZeroExtendExpr(AR->getStart(), ExtTy), in getUDivExpr() 2708 getZeroExtendExpr(Step, ExtTy), in getUDivExpr() 2720 getZeroExtendExpr(AR, ExtTy) == in getUDivExpr() 2721 getAddRecExpr(getZeroExtendExpr(AR->getStart(), ExtTy), in getUDivExpr() 2722 getZeroExtendExpr(Step, ExtTy), in getUDivExpr() 2735 Operands.push_back(getZeroExtendExpr(Op, ExtTy)); in getUDivExpr() 2736 if (getZeroExtendExpr(M, ExtTy) == getMulExpr(Operands)) in getUDivExpr() 2753 Operands.push_back(getZeroExtendExpr(Op, ExtTy)); in getUDivExpr() [all …]
|
/external/llvm/lib/Target/X86/ |
D | X86ISelLowering.h | 930 bool shouldReduceLoadWidth(SDNode *Load, ISD::LoadExtType ExtTy,
|
D | X86InstrAVX512.td | 6501 string ExtTy,PatFrag LdFrag = !cast<PatFrag>(ExtTy#"extloadvi8")> { 6520 string ExtTy,PatFrag LdFrag = !cast<PatFrag>(ExtTy#"extloadvi8")> { 6539 string ExtTy,PatFrag LdFrag = !cast<PatFrag>(ExtTy#"extloadvi8")> { 6558 string ExtTy,PatFrag LdFrag = !cast<PatFrag>(ExtTy#"extloadvi16")> { 6577 string ExtTy,PatFrag LdFrag = !cast<PatFrag>(ExtTy#"extloadvi16")> { 6596 string ExtTy,PatFrag LdFrag = !cast<PatFrag>(ExtTy#"extloadvi32")> {
|
D | X86InstrSSE.td | 5834 multiclass SS41I_pmovx_avx2_patterns<string OpcPrefix, string ExtTy, SDNode ExtOp> { 5857 def : Pat<(v16i16 (!cast<PatFrag>(ExtTy#"extloadvi8") addr:$src)), 5861 def : Pat<(v8i32 (!cast<PatFrag>(ExtTy#"extloadvi8") addr:$src)), 5863 def : Pat<(v4i64 (!cast<PatFrag>(ExtTy#"extloadvi8") addr:$src)), 5866 def : Pat<(v8i32 (!cast<PatFrag>(ExtTy#"extloadvi16") addr:$src)), 5868 def : Pat<(v4i64 (!cast<PatFrag>(ExtTy#"extloadvi16") addr:$src)), 5871 def : Pat<(v4i64 (!cast<PatFrag>(ExtTy#"extloadvi32") addr:$src)), 5938 multiclass SS41I_pmovx_patterns<string OpcPrefix, string ExtTy, 5959 def : Pat<(v8i16 (!cast<PatFrag>(ExtTy#"extloadvi8") addr:$src)), 5963 def : Pat<(v4i32 (!cast<PatFrag>(ExtTy#"extloadvi8") addr:$src)), [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Analysis/ |
D | ScalarEvolution.cpp | 3147 IntegerType *ExtTy = in getUDivExpr() local 3156 getZeroExtendExpr(AR, ExtTy) == in getUDivExpr() 3157 getAddRecExpr(getZeroExtendExpr(AR->getStart(), ExtTy), in getUDivExpr() 3158 getZeroExtendExpr(Step, ExtTy), in getUDivExpr() 3170 getZeroExtendExpr(AR, ExtTy) == in getUDivExpr() 3171 getAddRecExpr(getZeroExtendExpr(AR->getStart(), ExtTy), in getUDivExpr() 3172 getZeroExtendExpr(Step, ExtTy), in getUDivExpr() 3185 Operands.push_back(getZeroExtendExpr(Op, ExtTy)); in getUDivExpr() 3186 if (getZeroExtendExpr(M, ExtTy) == getMulExpr(Operands)) in getUDivExpr() 3218 Operands.push_back(getZeroExtendExpr(Op, ExtTy)); in getUDivExpr() [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/IR/ |
D | AutoUpgrade.cpp | 1536 Type *ExtTy = Type::getInt32Ty(C); in UpgradeIntrinsicCall() local 1538 ExtTy = Type::getInt64Ty(C); in UpgradeIntrinsicCall() 1540 ExtTy->getPrimitiveSizeInBits(); in UpgradeIntrinsicCall() 1541 Rep = Builder.CreateZExt(CI->getArgOperand(0), ExtTy); in UpgradeIntrinsicCall()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
D | X86ISelLowering.h | 1018 bool shouldReduceLoadWidth(SDNode *Load, ISD::LoadExtType ExtTy,
|
D | X86InstrSSE.td | 4940 multiclass SS41I_pmovx_avx2_patterns<string OpcPrefix, string ExtTy, SDNode ExtOp> { 4963 def : Pat<(v16i16 (!cast<PatFrag>(ExtTy#"extloadvi8") addr:$src)), 4967 def : Pat<(v8i32 (!cast<PatFrag>(ExtTy#"extloadvi8") addr:$src)), 4969 def : Pat<(v4i64 (!cast<PatFrag>(ExtTy#"extloadvi8") addr:$src)), 4972 def : Pat<(v8i32 (!cast<PatFrag>(ExtTy#"extloadvi16") addr:$src)), 4974 def : Pat<(v4i64 (!cast<PatFrag>(ExtTy#"extloadvi16") addr:$src)), 4977 def : Pat<(v4i64 (!cast<PatFrag>(ExtTy#"extloadvi32") addr:$src)), 5038 multiclass SS41I_pmovx_patterns<string OpcPrefix, string ExtTy, 5059 def : Pat<(v8i16 (!cast<PatFrag>(ExtTy#"extloadvi8") addr:$src)), 5063 def : Pat<(v4i32 (!cast<PatFrag>(ExtTy#"extloadvi8") addr:$src)), [all …]
|
D | X86InstrAVX512.td | 9197 SDNode OpNode, SDNode InVecNode, string ExtTy, 9198 X86FoldableSchedWrite sched, PatFrag LdFrag = !cast<PatFrag>(ExtTy#"extloadvi8")> { 9216 SDNode OpNode, SDNode InVecNode, string ExtTy, 9217 X86FoldableSchedWrite sched, PatFrag LdFrag = !cast<PatFrag>(ExtTy#"extloadvi8")> { 9235 SDNode OpNode, SDNode InVecNode, string ExtTy, 9236 X86FoldableSchedWrite sched, PatFrag LdFrag = !cast<PatFrag>(ExtTy#"extloadvi8")> { 9254 SDNode OpNode, SDNode InVecNode, string ExtTy, 9255 X86FoldableSchedWrite sched, PatFrag LdFrag = !cast<PatFrag>(ExtTy#"extloadvi16")> { 9273 SDNode OpNode, SDNode InVecNode, string ExtTy, 9274 X86FoldableSchedWrite sched, PatFrag LdFrag = !cast<PatFrag>(ExtTy#"extloadvi16")> { [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/AsmParser/ |
D | AArch64AsmParser.cpp | 1794 AArch64_AM::ShiftExtendType ExtTy = AArch64_AM::LSL, in CreateReg() argument 1802 Op->Reg.ShiftExtend.Type = ExtTy; in CreateReg() 1813 AArch64_AM::ShiftExtendType ExtTy = AArch64_AM::LSL, in CreateVectorReg() argument 1819 auto Op = CreateReg(RegNum, Kind, S, E, Ctx, EqualsReg, ExtTy, ShiftAmount, in CreateVectorReg()
|
/external/llvm/lib/Target/AMDGPU/ |
D | SIISelLowering.cpp | 575 ISD::LoadExtType ExtTy = Signed ? ISD::SEXTLOAD : ISD::ZEXTLOAD; in LowerParameter() local 577 ExtTy = ISD::EXTLOAD; in LowerParameter() 580 return DAG.getLoad(ISD::UNINDEXED, ExtTy, in LowerParameter()
|
/external/llvm/include/llvm/Target/ |
D | TargetLowering.h | 892 ISD::LoadExtType ExtTy, in shouldReduceLoadWidth() argument
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | SelectionDAG.cpp | 5334 ISD::LoadExtType ExtTy) { in getMaskedLoad() argument 5341 ID.AddInteger(encodeMemSDNodeFlags(ExtTy, ISD::UNINDEXED, in getMaskedLoad() 5352 ExtTy, MemVT, MMO); in getMaskedLoad()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/SelectionDAG/ |
D | SelectionDAG.cpp | 6500 ISD::LoadExtType ExtTy, bool isExpanding) { in getMaskedLoad() argument 6507 dl.getIROrder(), VTs, ExtTy, isExpanding, MemVT, MMO)); in getMaskedLoad() 6515 ExtTy, isExpanding, MemVT, MMO); in getMaskedLoad()
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64ISelLowering.cpp | 2108 const EVT &ExtTy, in addRequiredExtensionForVectorMULL() argument 2113 assert(ExtTy.is128BitVector() && "Unexpected extension size"); in addRequiredExtensionForVectorMULL()
|
/external/llvm/lib/Target/ARM/ |
D | ARMISelLowering.cpp | 6529 const EVT &ExtTy, in AddRequiredExtensionForVMULL() argument 6534 assert(ExtTy.is128BitVector() && "Unexpected extension size"); in AddRequiredExtensionForVMULL()
|