Searched refs:FIOp (Results 1 – 5 of 5) sorted by relevance
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonRegisterInfo.cpp | 159 int SPAdj, unsigned FIOp, in eliminateFrameIndex() argument
173 int FI = MI.getOperand(FIOp).getIndex(); in eliminateFrameIndex()
178 int RealOffset = Offset + MI.getOperand(FIOp+1).getImm(); in eliminateFrameIndex()
185 MI.getOperand(FIOp).ChangeToImmediate(RealOffset); in eliminateFrameIndex()
186 MI.RemoveOperand(FIOp+1); in eliminateFrameIndex()
208 MI.getOperand(FIOp).ChangeToRegister(BP, false, false, IsKill); in eliminateFrameIndex()
209 MI.getOperand(FIOp+1).ChangeToImmediate(RealOffset); in eliminateFrameIndex()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/ |
| D | HexagonRegisterInfo.cpp | 193 int SPAdj, unsigned FIOp, in eliminateFrameIndex() argument
207 int FI = MI.getOperand(FIOp).getIndex(); in eliminateFrameIndex()
212 int RealOffset = Offset + MI.getOperand(FIOp+1).getImm(); in eliminateFrameIndex()
219 MI.getOperand(FIOp).ChangeToImmediate(RealOffset); in eliminateFrameIndex()
220 MI.RemoveOperand(FIOp+1); in eliminateFrameIndex()
242 MI.getOperand(FIOp).ChangeToRegister(BP, false, false, IsKill); in eliminateFrameIndex()
243 MI.getOperand(FIOp+1).ChangeToImmediate(RealOffset); in eliminateFrameIndex()
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | SIRegisterInfo.cpp | 324 MachineOperand *FIOp = TII->getNamedOperand(MI, AMDGPU::OpName::vaddr); in resolveFrameIndex() local
325 assert(FIOp && FIOp->isFI() && "frame index must be address operand"); in resolveFrameIndex()
333 FIOp->ChangeToRegister(BaseReg, false); in resolveFrameIndex()
358 FIOp->ChangeToRegister(NewReg, false); in resolveFrameIndex()
507 MachineOperand &FIOp = MI->getOperand(FIOperandNum); in eliminateFrameIndex() local
666 FIOp.ChangeToImmediate(Offset); in eliminateFrameIndex()
667 if (!TII->isImmOperandLegal(*MI, FIOperandNum, FIOp)) { in eliminateFrameIndex()
672 FIOp.ChangeToRegister(TmpReg, false, false, true); in eliminateFrameIndex()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/ |
| D | SIRegisterInfo.cpp | 356 MachineOperand *FIOp = TII->getNamedOperand(MI, AMDGPU::OpName::vaddr); in resolveFrameIndex() local
357 assert(FIOp && FIOp->isFI() && "frame index must be address operand"); in resolveFrameIndex()
368 FIOp->ChangeToRegister(BaseReg, false); in resolveFrameIndex()
997 MachineOperand &FIOp = MI->getOperand(FIOperandNum); in eliminateFrameIndex() local
1122 FIOp.ChangeToRegister(ResultReg, false, false, true); in eliminateFrameIndex()
1151 FIOp.ChangeToImmediate(Offset); in eliminateFrameIndex()
1152 if (!TII->isImmOperandLegal(*MI, FIOperandNum, FIOp)) { in eliminateFrameIndex()
1156 FIOp.ChangeToRegister(TmpReg, false, false, true); in eliminateFrameIndex()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/ |
| D | TargetLowering.h | 2847 virtual void computeKnownBitsForFrameIndex(const SDValue FIOp,
|