Home
last modified time | relevance | path

Searched refs:FLOOR_L_S (Results 1 – 17 of 17) sorted by relevance

/external/v8/src/compiler/mips64/
Dinstruction-scheduler-mips64.cc395 FLOOR_L_S = 4, enumerator
/external/v8/src/compiler/mips/
Dinstruction-scheduler-mips.cc362 FLOOR_L_S = 4, enumerator
/external/v8/src/mips/
Dconstants-mips.h611 FLOOR_L_S = ((1U << 3) + 3), enumerator
Dassembler-mips.cc3002 GenInstrRegister(COP1, S, f0, fs, fd, FLOOR_L_S); in floor_l_s()
Dsimulator-mips.cc3440 case FLOOR_L_S: { // Mips32r2 instruction. in DecodeTypeRegisterSRsType()
/external/v8/src/mips64/
Dconstants-mips64.h642 FLOOR_L_S = ((1U << 3) + 3), enumerator
Dassembler-mips64.cc3382 GenInstrRegister(COP1, S, f0, fs, fd, FLOOR_L_S); in floor_l_s()
Dsimulator-mips64.cc2882 case FLOOR_L_S: { // Mips64r2 instruction. in DecodeTypeRegisterSRsType()
/external/llvm/lib/Target/Mips/
DMipsInstrFPU.td301 def FLOOR_L_S : ABSS_FT<"floor.l.s", FGR64Opnd, FGR32Opnd, II_FLOOR>,
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/
DMipsInstrFPU.td411 def FLOOR_L_S : ABSS_FT<"floor.l.s", FGR64Opnd, FGR32Opnd, II_FLOOR>,
/external/capstone/arch/Mips/
DMipsGenAsmWriter.inc748 22761U, // FLOOR_L_S
2462 0U, // FLOOR_L_S
DMipsGenDisassemblerTables.inc4254 /* 733 */ MCD_OPC_Decode, 219, 5, 75, // Opcode: FLOOR_L_S
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/Mips/
DMipsGenMCCodeEmitter.inc1431 UINT64_C(1174405131), // FLOOR_L_S
3166 case Mips::FLOOR_L_S:
9157 …64bit | Feature_HasMips2 | Feature_IsNotSoftFloat | Feature_NotInMicroMips | 0, // FLOOR_L_S = 1418
DMipsGenAsmWriter.inc2646 23532U, // FLOOR_L_S
5277 0U, // FLOOR_L_S
DMipsGenInstrInfo.inc1433 FLOOR_L_S = 1418,
5478 …, 1, 4, 688, 0, 0x4ULL, nullptr, nullptr, OperandInfo184, -1 ,nullptr }, // Inst #1418 = FLOOR_L_S
DMipsGenDisassemblerTables.inc7147 /* 419 */ MCD::OPC_Decode, 138, 11, 209, 1, // Opcode: FLOOR_L_S
DMipsGenAsmMatcher.inc6246 …{ 4465 /* floor.l.s */, Mips::FLOOR_L_S, Convert__FGR64AsmReg1_0__FGR32AsmReg1_1, Feature_HasStdEn…