Home
last modified time | relevance | path

Searched refs:FMAD (Results 1 – 21 of 21) sorted by relevance

/external/llvm/include/llvm/CodeGen/
DISDOpcodes.h248 FMAD, enumerator
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/
DISDOpcodes.h282 FMAD, enumerator
/external/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGDumper.cpp201 case ISD::FMAD: return "fmad"; in getOperationName()
DDAGCombiner.cpp7772 bool HasFMAD = (LegalOperations && TLI.isOperationLegal(ISD::FMAD, VT)); in visitFADDForFMACombine()
7789 unsigned PreferredFusedOpcode = HasFMAD ? ISD::FMAD : ISD::FMA; in visitFADDForFMACombine()
7960 bool HasFMAD = (LegalOperations && TLI.isOperationLegal(ISD::FMAD, VT)); in visitFSUBForFMACombine()
7976 unsigned PreferredFusedOpcode = HasFMAD ? ISD::FMAD : ISD::FMA; in visitFSUBForFMACombine()
8230 bool HasFMAD = (LegalOperations && TLI.isOperationLegal(ISD::FMAD, VT)); in visitFMULForFMACombine()
8242 unsigned PreferredFusedOpcode = HasFMAD ? ISD::FMAD : ISD::FMA; in visitFMULForFMACombine()
DLegalizeFloatTypes.cpp1899 case ISD::FMAD: R = PromoteFloatRes_FMAD(N); break; in PromoteFloatResult()
DLegalizeDAG.cpp3165 case ISD::FMAD: in ExpandNode()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/
DAMDGPUISelLowering.cpp550 case ISD::FMAD: in fnegFoldsIntoOp()
1510 (unsigned)ISD::FMAD; in LowerDIVREM24()
1590 unsigned FMAD = Subtarget->hasFP32Denormals() ? in LowerUDIVREM64() local
1592 (unsigned)ISD::FMAD; in LowerUDIVREM64()
1596 SDValue Mad1 = DAG.getNode(FMAD, DL, MVT::f32, Cvt_Hi, in LowerUDIVREM64()
1605 SDValue Mad2 = DAG.getNode(FMAD, DL, MVT::f32, Trunc, in LowerUDIVREM64()
3541 case ISD::FMAD: { in performFNegCombine()
DSIISelLowering.cpp347 setOperationAction(ISD::FMAD, MVT::f32, Legal); in SITargetLowering()
475 setOperationAction(ISD::FMAD, MVT::f16, Legal); in SITargetLowering()
685 return ((Opcode == ISD::FMAD && Subtarget->hasMadMixInsts()) || in isFPExtFoldable()
6694 case ISD::FMAD: in fp16SrcZerosHighBits()
6824 case ISD::FMAD: in isCanonicalized()
7327 return ISD::FMAD; in getFusedOpcode()
DAMDGPUISelDAGToDAG.cpp637 case ISD::FMAD: in Select()
DR600ISelLowering.cpp229 setOperationAction(ISD::FMAD, MVT::f32, Legal); in R600TargetLowering()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGDumper.cpp239 case ISD::FMAD: return "fmad"; in getOperationName()
DLegalizeFloatTypes.cpp1918 case ISD::FMAD: R = PromoteFloatRes_FMAD(N); break; in PromoteFloatResult()
DDAGCombiner.cpp10125 bool HasFMAD = (LegalOperations && TLI.isOperationLegal(ISD::FMAD, VT)); in visitFADDForFMACombine()
10149 unsigned PreferredFusedOpcode = HasFMAD ? ISD::FMAD : ISD::FMA; in visitFADDForFMACombine()
10336 bool HasFMAD = (LegalOperations && TLI.isOperationLegal(ISD::FMAD, VT)); in visitFSUBForFMACombine()
10361 unsigned PreferredFusedOpcode = HasFMAD ? ISD::FMAD : ISD::FMA; in visitFSUBForFMACombine()
10644 (LegalOperations && TLI.isOperationLegal(ISD::FMAD, VT)); in visitFMULForFMADistributiveCombine()
10651 unsigned PreferredFusedOpcode = HasFMAD ? ISD::FMAD : ISD::FMA; in visitFMULForFMADistributiveCombine()
DLegalizeDAG.cpp3272 case ISD::FMAD: in ExpandNode()
/external/llvm/lib/Target/AMDGPU/
DSIISelLowering.cpp2946 return DAG.getNode(ISD::FMAD, DL, VT, Two, A, RHS); in PerformDAGCombine()
2955 return DAG.getNode(ISD::FMAD, DL, VT, Two, A, LHS); in PerformDAGCombine()
2984 return DAG.getNode(ISD::FMAD, DL, VT, Two, A, NegRHS); in PerformDAGCombine()
2994 return DAG.getNode(ISD::FMAD, DL, VT, NegTwo, A, LHS); in PerformDAGCombine()
DAMDGPUISelLowering.cpp260 setOperationAction(ISD::FMAD, MVT::f32, Legal); in AMDGPUTargetLowering()
1293 SDValue fr = DAG.getNode(ISD::FMAD, DL, FltVT, fqneg, fb, fa); in LowerDIVREM24()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/
DTargetLoweringBase.cpp604 setOperationAction(ISD::FMAD, VT, Expand); in initActions()
/external/llvm/lib/CodeGen/
DTargetLoweringBase.cpp872 setOperationAction(ISD::FMAD, VT, Expand); in initActions()
/external/llvm/include/llvm/Target/
DTargetSelectionDAG.td431 def fmad : SDNode<"ISD::FMAD" , SDTFPTernaryOp>;
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/Target/
DTargetSelectionDAG.td413 def fmad : SDNode<"ISD::FMAD" , SDTFPTernaryOp>;
/external/swiftshader/third_party/LLVM/lib/Target/PTX/
DPTXInstrInfo.td503 defm FMAD : PTX_FLOAT_4OP<"mad">, Requires<[SupportsFMA]>;