| /external/llvm/lib/Target/X86/ |
| D | X86IntrinsicsInfo.h | 264 X86_INTRINSIC_DATA(avx_rsqrt_ps_256, INTR_TYPE_1OP, X86ISD::FRSQRT, 0),
1808 X86_INTRINSIC_DATA(avx512_rsqrt14_pd_128, INTR_TYPE_1OP_MASK, X86ISD::FRSQRT, 0),
1809 X86_INTRINSIC_DATA(avx512_rsqrt14_pd_256, INTR_TYPE_1OP_MASK, X86ISD::FRSQRT, 0),
1810 X86_INTRINSIC_DATA(avx512_rsqrt14_pd_512, INTR_TYPE_1OP_MASK, X86ISD::FRSQRT, 0),
1811 X86_INTRINSIC_DATA(avx512_rsqrt14_ps_128, INTR_TYPE_1OP_MASK, X86ISD::FRSQRT, 0),
1812 X86_INTRINSIC_DATA(avx512_rsqrt14_ps_256, INTR_TYPE_1OP_MASK, X86ISD::FRSQRT, 0),
1813 X86_INTRINSIC_DATA(avx512_rsqrt14_ps_512, INTR_TYPE_1OP_MASK, X86ISD::FRSQRT, 0),
1872 X86_INTRINSIC_DATA(sse_rsqrt_ps, INTR_TYPE_1OP, X86ISD::FRSQRT, 0),
|
| D | X86ISelLowering.h | 252 FRSQRT, FRCP, enumerator
|
| D | X86InstrFragmentsSIMD.td | 61 def X86frsqrt : SDNode<"X86ISD::FRSQRT", SDTFPUnaryOp>;
|
| D | X86ISelLowering.cpp | 14946 return DCI.DAG.getNode(X86ISD::FRSQRT, SDLoc(Op), VT, Op); in getRsqrtEstimate()
22143 case X86ISD::FRSQRT: return "X86ISD::FRSQRT"; in getTargetNodeName()
|
| /external/swiftshader/third_party/LLVM/lib/Target/X86/ |
| D | X86ISelLowering.h | 201 FRSQRT, FRCP, enumerator
|
| D | X86InstrFragmentsSIMD.td | 49 def X86frsqrt : SDNode<"X86ISD::FRSQRT", SDTFPUnaryOp>;
|
| D | X86GenFastISel.inc | 1076 // FastEmit functions for X86ISD::FRSQRT.
1426 case X86ISD::FRSQRT: return FastEmit_X86ISD_FRSQRT_r(VT, RetVT, Op0, Op0IsKill);
|
| D | X86ISelLowering.cpp | 10666 case X86ISD::FRSQRT: return "X86ISD::FRSQRT"; in getTargetNodeName()
|
| D | X86GenDAGISel.inc | 40156 /*SwitchOpcode*/ 96|128,1/*224*/, TARGET_VAL(X86ISD::FRSQRT),// ->84011
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
| D | X86ISelLowering.h | 263 FRSQRT, FRCP, enumerator
|
| D | X86IntrinsicsInfo.h | 319 X86_INTRINSIC_DATA(avx_rsqrt_ps_256, INTR_TYPE_1OP, X86ISD::FRSQRT, 0),
1160 X86_INTRINSIC_DATA(sse_rsqrt_ps, INTR_TYPE_1OP, X86ISD::FRSQRT, 0),
|
| D | X86InstrFragmentsSIMD.td | 57 def X86frsqrt : SDNode<"X86ISD::FRSQRT", SDTFPUnaryOp>;
|
| D | X86ISelLowering.cpp | 18021 if (DAG.getNodeIfExists(X86ISD::FRSQRT, DAG.getVTList(VT), Op)) in isFsqrtCheap()
18056 unsigned Opcode = VT == MVT::v16f32 ? X86ISD::RSQRT14 : X86ISD::FRSQRT; in getSqrtEstimate()
25964 case X86ISD::FRSQRT: return "X86ISD::FRSQRT"; in getTargetNodeName()
|
| /external/v8/src/mips/ |
| D | constants-mips.h | 814 FRSQRT = (4U << 17), enumerator
|
| D | disasm-mips.cc | 2641 case FRSQRT: in DecodeTypeMsa2RF()
|
| D | assembler-mips.cc | 3410 V(frsqrt, FRSQRT) \
|
| D | simulator-mips.cc | 6009 case FRSQRT: { in Msa2RFInstrHelper()
|
| /external/v8/src/mips64/ |
| D | constants-mips64.h | 848 FRSQRT = (4U << 17), enumerator
|
| D | disasm-mips64.cc | 2955 case FRSQRT: in DecodeTypeMsa2RF()
|
| D | assembler-mips64.cc | 3728 V(frsqrt, FRSQRT) \
|
| D | simulator-mips64.cc | 6240 case FRSQRT: { in Msa2RFInstrHelper()
|
| /external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/X86/ |
| D | X86GenFastISel.inc | 3598 // FastEmit functions for X86ISD::FRSQRT.
5536 case X86ISD::FRSQRT: return fastEmit_X86ISD_FRSQRT_r(VT, RetVT, Op0, Op0IsKill);
|