Home
last modified time | relevance | path

Searched refs:FSL_SRDSCR0_OFFS (Results 1 – 2 of 2) sorted by relevance

/external/u-boot/arch/powerpc/cpu/mpc85xx/
Dmpc8536_serdes.c19 #define FSL_SRDSCR0_OFFS 0x0 macro
115 tmp = in_be32(sd + FSL_SRDSCR0_OFFS); in fsl_serdes_init()
120 out_be32(sd + FSL_SRDSCR0_OFFS, tmp); in fsl_serdes_init()
143 tmp = in_be32(sd + FSL_SRDSCR0_OFFS); in fsl_serdes_init()
146 out_be32(sd + FSL_SRDSCR0_OFFS, tmp); in fsl_serdes_init()
165 tmp = in_be32(sd + FSL_SRDSCR0_OFFS); in fsl_serdes_init()
170 out_be32(sd + FSL_SRDSCR0_OFFS, tmp); in fsl_serdes_init()
193 tmp = in_be32(sd + FSL_SRDSCR0_OFFS); in fsl_serdes_init()
196 out_be32(sd + FSL_SRDSCR0_OFFS, tmp); in fsl_serdes_init()
/external/u-boot/arch/powerpc/cpu/mpc83xx/
Dserdes.c17 #define FSL_SRDSCR0_OFFS 0x0 macro
53 tmp = in_be32(regs + FSL_SRDSCR0_OFFS); in fsl_setup_serdes()
55 out_be32(regs + FSL_SRDSCR0_OFFS, tmp); in fsl_setup_serdes()
75 clrsetbits_be32(regs + FSL_SRDSCR0_OFFS, in fsl_setup_serdes()