Home
last modified time | relevance | path

Searched refs:FSL_SRDSCR1_PLLBW (Results 1 – 1 of 1) sorted by relevance

/external/u-boot/arch/powerpc/cpu/mpc83xx/
Dserdes.c24 #define FSL_SRDSCR1_PLLBW 0x00000040 macro
81 tmp &= ~FSL_SRDSCR1_PLLBW; in fsl_setup_serdes()
104 tmp |= FSL_SRDSCR1_PLLBW; in fsl_setup_serdes()
126 tmp &= ~FSL_SRDSCR1_PLLBW; in fsl_setup_serdes()