| /external/mesa3d/src/gallium/drivers/swr/rasterizer/jitter/ |
| D | blend_jit.cpp | 78 out[0] = out[1] = out[2] = VMINPS(src[3], FSUB(VIMMED1(1.0f), dst[3])); in GenerateBlendFactor()
103 out[0] = FSUB(VIMMED1(1.0f), src[0]); in GenerateBlendFactor()
104 out[1] = FSUB(VIMMED1(1.0f), src[1]); in GenerateBlendFactor()
105 out[2] = FSUB(VIMMED1(1.0f), src[2]); in GenerateBlendFactor()
106 out[3] = FSUB(VIMMED1(1.0f), src[3]); in GenerateBlendFactor()
109 out[0] = out[1] = out[2] = out[3] = FSUB(VIMMED1(1.0f), src[3]); in GenerateBlendFactor()
112 out[0] = out[1] = out[2] = out[3] = FSUB(VIMMED1(1.0f), dst[3]); in GenerateBlendFactor()
115 out[0] = FSUB(VIMMED1(1.0f), dst[0]); in GenerateBlendFactor()
116 out[1] = FSUB(VIMMED1(1.0f), dst[1]); in GenerateBlendFactor()
117 out[2] = FSUB(VIMMED1(1.0f), dst[2]); in GenerateBlendFactor()
[all …]
|
| /external/apache-commons-bcel/src/main/java/org/apache/bcel/generic/ |
| D | FSUB.java | 26 public class FSUB extends ArithmeticInstruction { class
30 public FSUB() { in FSUB() method in FSUB
31 super(org.apache.bcel.Const.FSUB); in FSUB()
|
| D | InstructionConstants.java | 95 ArithmeticInstruction FSUB = new FSUB(); field
230 INSTRUCTIONS[Const.FSUB] = FSUB; in Clinit()
|
| D | InstructionConst.java | 94 public static final ArithmeticInstruction FSUB = new FSUB(); field in InstructionConst
225 INSTRUCTIONS[Const.FSUB] = FSUB;
|
| D | ArithmeticInstruction.java | 64 case Const.FSUB: in getType()
|
| D | Visitor.java | 279 void visitFSUB( FSUB obj ); in visitFSUB()
|
| D | EmptyVisitor.java | 443 public void visitFSUB( final FSUB obj ) { in visitFSUB()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/GlobalISel/ |
| D | legalize-fneg.mir | 27 ; CHECK: [[FSUB:%[0-9]+]]:_(s32) = G_FSUB [[C]], [[COPY]]
28 ; CHECK: $s0 = COPY [[FSUB]](s32)
44 ; CHECK: [[FSUB:%[0-9]+]]:_(s64) = G_FSUB [[C]], [[COPY]]
45 ; CHECK: $d0 = COPY [[FSUB]](s64)
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/X86/GlobalISel/ |
| D | legalize-fsub-scalar.mir | 41 ; CHECK: [[FSUB:%[0-9]+]]:_(s32) = G_FSUB [[TRUNC]], [[TRUNC1]]
42 ; CHECK: [[ANYEXT:%[0-9]+]]:_(s128) = G_ANYEXT [[FSUB]](s32)
80 ; CHECK: [[FSUB:%[0-9]+]]:_(s64) = G_FSUB [[TRUNC]], [[TRUNC1]]
81 ; CHECK: [[ANYEXT:%[0-9]+]]:_(s128) = G_ANYEXT [[FSUB]](s64)
|
| /external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/ |
| D | LegalizeVectorOps.cpp | 147 case ISD::FSUB: in LegalizeOp()
340 if (TLI.isOperationLegalOrCustom(ISD::FSUB, Op.getValueType())) { in ExpandFNEG()
342 return DAG.getNode(ISD::FSUB, Op.getDebugLoc(), Op.getValueType(), in ExpandFNEG()
|
| D | SelectionDAGBuilder.cpp | 2548 visitBinary(I, ISD::FSUB); in visitFSub()
3633 SDValue X = DAG.getNode(ISD::FSUB, dl, MVT::f32, t0, t1); in visitExp()
3771 SDValue LogOfMantissa = DAG.getNode(ISD::FSUB, dl, MVT::f32, t2, in visitLog()
3791 SDValue t3 = DAG.getNode(ISD::FSUB, dl, MVT::f32, t2, in visitLog()
3797 SDValue LogOfMantissa = DAG.getNode(ISD::FSUB, dl, MVT::f32, t6, in visitLog()
3819 SDValue t3 = DAG.getNode(ISD::FSUB, dl, MVT::f32, t2, in visitLog()
3825 SDValue t7 = DAG.getNode(ISD::FSUB, dl, MVT::f32, t6, in visitLog()
3831 SDValue LogOfMantissa = DAG.getNode(ISD::FSUB, dl, MVT::f32, t10, in visitLog()
3879 SDValue Log2ofMantissa = DAG.getNode(ISD::FSUB, dl, MVT::f32, t2, in visitLog2()
3899 SDValue t3 = DAG.getNode(ISD::FSUB, dl, MVT::f32, t2, in visitLog2()
[all …]
|
| /external/swiftshader/third_party/LLVM/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 235 FADD, FSUB, FMUL, FMA, FDIV, FREM, enumerator
|
| /external/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 241 FADD, FSUB, FMUL, FDIV, FREM, enumerator
|
| /external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 260 FADD, FSUB, FMUL, FDIV, FREM, enumerator
|
| /external/mesa3d/src/gallium/drivers/vc4/ |
| D | vc4_qpu.h | 195 A_ALU2(FSUB)
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUTargetTransformInfo.cpp | 165 case ISD::FSUB: in getArithmeticInstrCost()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/SelectionDAG/ |
| D | LegalizeVectorOps.cpp | 331 case ISD::FSUB: in LegalizeOp()
727 case ISD::FSUB: in Expand()
1067 if (TLI.isOperationLegalOrCustom(ISD::FSUB, Op.getValueType())) { in ExpandFNEG()
1071 return DAG.getNode(ISD::FSUB, DL, Op.getValueType(), in ExpandFNEG()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
| D | X86TargetTransformInfo.cpp | 208 { ISD::FSUB, MVT::v2f64, 2 }, // subpd in getArithmeticInstrCost()
491 { ISD::FSUB, MVT::v8f64, 1 }, // Skylake from http://www.agner.org/ in getArithmeticInstrCost()
495 { ISD::FSUB, MVT::v16f32, 1 }, // Skylake from http://www.agner.org/ in getArithmeticInstrCost()
635 { ISD::FSUB, MVT::v4f64, 1 }, // Haswell from http://www.agner.org/ in getArithmeticInstrCost()
636 { ISD::FSUB, MVT::v8f32, 1 }, // Haswell from http://www.agner.org/ in getArithmeticInstrCost()
695 { ISD::FSUB, MVT::f64, 1 }, // Nehalem from http://www.agner.org/ in getArithmeticInstrCost()
696 { ISD::FSUB, MVT::f32 , 1 }, // Nehalem from http://www.agner.org/ in getArithmeticInstrCost()
697 { ISD::FSUB, MVT::v2f64, 1 }, // Nehalem from http://www.agner.org/ in getArithmeticInstrCost()
698 { ISD::FSUB, MVT::v4f32, 1 }, // Nehalem from http://www.agner.org/ in getArithmeticInstrCost()
|
| /external/llvm/lib/Target/X86/ |
| D | X86IntrinsicsInfo.h | 1441 X86_INTRINSIC_DATA(avx512_mask_sub_pd_128, INTR_TYPE_2OP_MASK, ISD::FSUB, 0),
1442 X86_INTRINSIC_DATA(avx512_mask_sub_pd_256, INTR_TYPE_2OP_MASK, ISD::FSUB, 0),
1443 X86_INTRINSIC_DATA(avx512_mask_sub_pd_512, INTR_TYPE_2OP_MASK, ISD::FSUB,
1445 X86_INTRINSIC_DATA(avx512_mask_sub_ps_128, INTR_TYPE_2OP_MASK, ISD::FSUB, 0),
1446 X86_INTRINSIC_DATA(avx512_mask_sub_ps_256, INTR_TYPE_2OP_MASK, ISD::FSUB, 0),
1447 X86_INTRINSIC_DATA(avx512_mask_sub_ps_512, INTR_TYPE_2OP_MASK, ISD::FSUB,
1449 X86_INTRINSIC_DATA(avx512_mask_sub_sd_round, INTR_TYPE_SCALAR_MASK_RM, ISD::FSUB,
1451 X86_INTRINSIC_DATA(avx512_mask_sub_ss_round, INTR_TYPE_SCALAR_MASK_RM, ISD::FSUB,
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | LegalizeVectorOps.cpp | 272 case ISD::FSUB: in LegalizeOp()
1020 if (TLI.isOperationLegalOrCustom(ISD::FSUB, Op.getValueType())) { in ExpandFNEG()
1024 return DAG.getNode(ISD::FSUB, DL, Op.getValueType(), in ExpandFNEG()
|
| D | SelectionDAGBuilder.cpp | 2464 visitBinary(I, ISD::FSUB); in visitFSub()
4164 SDValue X = DAG.getNode(ISD::FSUB, dl, MVT::f32, t0, t1); in getLimitedPrecisionExp2()
4302 LogOfMantissa = DAG.getNode(ISD::FSUB, dl, MVT::f32, t2, in expandLog()
4319 SDValue t3 = DAG.getNode(ISD::FSUB, dl, MVT::f32, t2, in expandLog()
4325 LogOfMantissa = DAG.getNode(ISD::FSUB, dl, MVT::f32, t6, in expandLog()
4344 SDValue t3 = DAG.getNode(ISD::FSUB, dl, MVT::f32, t2, in expandLog()
4350 SDValue t7 = DAG.getNode(ISD::FSUB, dl, MVT::f32, t6, in expandLog()
4356 LogOfMantissa = DAG.getNode(ISD::FSUB, dl, MVT::f32, t10, in expandLog()
4399 Log2ofMantissa = DAG.getNode(ISD::FSUB, dl, MVT::f32, t2, in expandLog2()
4416 SDValue t3 = DAG.getNode(ISD::FSUB, dl, MVT::f32, t2, in expandLog2()
[all …]
|
| /external/apache-commons-bcel/src/main/java/org/apache/bcel/ |
| D | Constants.java | 688 short FSUB = 102; field
|
| D | Const.java | 990 public static final short FSUB = 102; field in Const
|
| /external/jacoco/org.jacoco.core.test/src/org/jacoco/core/internal/flow/ |
| D | LabelFlowAnalyzerTest.java | 194 testInsn(FSUB, true); in testInsn()
|
| /external/mesa3d/src/gallium/drivers/swr/ |
| D | swr_shader.cpp | 1133 ff = FSUB(FMUL(ff, C(2.0f)), C(1.0f)); in CompileFS()
1239 Value *vk = FSUB(FSUB(VIMMED1(1.0f), vi), vj); in CompileFS()
|