Searched refs:GEN10_CACHE_MODE_SS (Results 1 – 2 of 2) sorted by relevance
66 brw_load_register_imm32(brw, GEN10_CACHE_MODE_SS, in brw_upload_initial_gpu_state()
1650 #define GEN10_CACHE_MODE_SS 0x0e420 macro