Home
last modified time | relevance | path

Searched refs:HIT_WRITEBACK_INV_SD (Results 1 – 2 of 2) sorted by relevance

/external/u-boot/arch/mips/lib/
Dcache.c130 cache_loop(start_addr, start_addr + size, slsize, HIT_WRITEBACK_INV_SD); in flush_cache()
155 cache_loop(start_addr, stop, slsize, HIT_WRITEBACK_INV_SD); in flush_dcache_range()
/external/u-boot/arch/mips/include/asm/
Dcacheops.h61 #define HIT_WRITEBACK_INV_SD 0x17 macro