Home
last modified time | relevance | path

Searched refs:HasV4TOps (Results 1 – 17 of 17) sorted by relevance

/external/swiftshader/third_party/LLVM/lib/Target/ARM/
DARM.td102 def HasV4TOps : SubtargetFeature<"v4t", "HasV4TOps", "true",
106 [HasV4TOps]>;
151 def : ProcNoItin<"arm7tdmi", [HasV4TOps]>;
152 def : ProcNoItin<"arm7tdmi-s", [HasV4TOps]>;
153 def : ProcNoItin<"arm710t", [HasV4TOps]>;
154 def : ProcNoItin<"arm720t", [HasV4TOps]>;
155 def : ProcNoItin<"arm9", [HasV4TOps]>;
156 def : ProcNoItin<"arm9tdmi", [HasV4TOps]>;
157 def : ProcNoItin<"arm920", [HasV4TOps]>;
158 def : ProcNoItin<"arm920t", [HasV4TOps]>;
[all …]
DARMSubtarget.h41 bool HasV4TOps; variable
188 bool hasV4TOps() const { return HasV4TOps; } in hasV4TOps()
DARMSubtarget.cpp42 , HasV4TOps(false) in ARMSubtarget()
98 HasV4TOps = HasV5TOps = HasV5TEOps = HasV6Ops = HasV6T2Ops = true; in ARMSubtarget()
DARMInstrInfo.td169 AssemblerPredicate<"HasV4TOps">;
/external/llvm/lib/Target/ARM/
DARMSubtarget.h87 bool HasV4TOps = false; variable
393 bool hasV4TOps() const { return HasV4TOps; } in hasV4TOps()
DARM.td269 def HasV4TOps : SubtargetFeature<"v4t", "HasV4TOps", "true",
273 [HasV4TOps]>;
380 def ARMv4t : Architecture<"armv4t", "ARMv4t", [HasV4TOps]>;
DARMInstrInfo.td188 AssemblerPredicate<"HasV4TOps", "armv4t">;
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/MCTargetDesc/
DARMTargetStreamer.cpp146 else if (STI.hasFeature(ARM::HasV4TOps)) in getArchForCPU()
202 } else if (STI.hasFeature(ARM::HasV4TOps)) { in emitTargetAttributes()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/
DARMSubtarget.h143 bool HasV4TOps = false; variable
519 bool hasV4TOps() const { return HasV4TOps; } in hasV4TOps()
DARM.td381 def HasV4TOps : SubtargetFeature<"v4t", "HasV4TOps", "true",
386 [HasV4TOps]>;
527 def ARMv4t : Architecture<"armv4t", "ARMv4t", [HasV4TOps]>;
DARMInstrInfo.td220 AssemblerPredicate<"HasV4TOps", "armv4t">;
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/ARM/
DARMGenSubtargetInfo.inc119 HasV4TOps = 103,
201 { "armv4t", "ARMv4t architecture", { ARM::ARMv4t }, { ARM::HasV4TOps } },
298 { "v4t", "Support ARM v4T instructions", { ARM::HasV4TOps }, { } },
299 { "v5t", "Support ARM v5T instructions", { ARM::HasV5TOps }, { ARM::HasV4TOps } },
16598 if (Bits[ARM::HasV4TOps]) HasV4TOps = true;
DARMGenMCCodeEmitter.inc11183 if ((FB[ARM::HasV4TOps]))
DARMGenDisassemblerTables.inc11231 return (!Bits[ARM::ModeThumb] && Bits[ARM::HasV4TOps]);
DARMGenAsmMatcher.inc7633 if ((FB[ARM::HasV4TOps]))
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/AsmParser/
DARMAsmParser.cpp446 return getSTI().getFeatureBits()[ARM::HasV4TOps]; in hasThumb()
/external/llvm/lib/Target/ARM/AsmParser/
DARMAsmParser.cpp258 return getSTI().getFeatureBits()[ARM::HasV4TOps]; in hasThumb()