Searched refs:ICC_CTLR_EL3 (Results 1 – 7 of 7) sorted by relevance
/external/u-boot/arch/arm/include/asm/ |
D | gic.h | 98 #define ICC_CTLR_EL3 S3_6_C12_C12_4 macro
|
/external/u-boot/arch/arm/lib/ |
D | gic_64.S | 127 msr ICC_CTLR_EL3, xzr
|
/external/llvm/test/MC/Disassembler/AArch64/ |
D | gicv3-regs.txt | 29 # CHECK: mrs x20, {{icc_ctlr_el3|ICC_CTLR_EL3}} 137 # CHECK: msr {{icc_ctlr_el3|ICC_CTLR_EL3}}, x0
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/AArch64/ |
D | gicv3-regs.txt | 29 # CHECK: mrs x20, {{icc_ctlr_el3|ICC_CTLR_EL3}} 137 # CHECK: msr {{icc_ctlr_el3|ICC_CTLR_EL3}}, x0
|
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/AArch64/ |
D | AArch64GenSystemOperands.inc | 694 ICC_CTLR_EL3 = 63076, 2521 { "ICC_CTLR_EL3", 0xF664, true, true, {} }, // 539 2973 { "ICC_CTLR_EL3", 539 },
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64SystemOperands.td | 889 def : RWSysReg<"ICC_CTLR_EL3", 0b11, 0b110, 0b1100, 0b1100, 0b100>;
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/ |
D | AArch64SystemOperands.td | 1059 def : RWSysReg<"ICC_CTLR_EL3", 0b11, 0b110, 0b1100, 0b1100, 0b100>;
|