| /external/llvm/test/CodeGen/X86/ |
| D | insertps-O0-bug.ll | 4 ; used by an INSERTPS into a scalar load plus scalar_to_vector.
7 ; tries to canonicalize a vector load in input to an INSERTPS node into a
31 ; and eventually trigger the canonicalization on the INSERTPS node.
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/X86/ |
| D | insertps-O0-bug.ll | 4 ; used by an INSERTPS into a scalar load plus scalar_to_vector.
7 ; tries to canonicalize a vector load in input to an INSERTPS node into a
31 ; and eventually trigger the canonicalization on the INSERTPS node.
|
| D | vector-shuffle-combining-sse41.ll | 7 ; Combine tests involving SSE41 target shuffles (BLEND,INSERTPS,MOVZX)
|
| /external/swiftshader/third_party/LLVM/lib/Target/X86/ |
| D | X86ISelLowering.h | 166 INSERTPS, enumerator
|
| D | X86InstrFragmentsSIMD.td | 84 def X86insrtps : SDNode<"X86ISD::INSERTPS",
|
| D | README-SSE.txt | 502 INSERTPS can match any insert (extract, imm1), imm2 for 4 x float, and insert
|
| D | X86GenFastISel.inc | 3834 // FastEmit functions for X86ISD::INSERTPS.
4079 …case X86ISD::INSERTPS: return FastEmit_X86ISD_INSERTPS_rri(VT, RetVT, Op0, Op0IsKill, Op1, Op1IsKi…
|
| D | X86ISelLowering.cpp | 7039 return DAG.getNode(X86ISD::INSERTPS, dl, VT, N0, N1, N2); in LowerINSERT_VECTOR_ELT_SSE4()
10656 case X86ISD::INSERTPS: return "X86ISD::INSERTPS"; in getTargetNodeName()
|
| D | X86InstrSSE.td | 5435 defm INSERTPS : SS41I_insertf32<0x21, "insertps">;
|
| D | X86GenDAGISel.inc | 46721 /*SwitchOpcode*/ 122, TARGET_VAL(X86ISD::INSERTPS),// ->97722
|
| /external/llvm/lib/Target/X86/ |
| D | X86ISelLowering.h | 169 INSERTPS, enumerator
|
| D | README-SSE.txt | 467 INSERTPS can match any insert (extract, imm1), imm2 for 4 x float, and insert
|
| D | X86ISelLowering.cpp | 3799 case X86ISD::INSERTPS: in isTargetShuffle()
4873 case X86ISD::INSERTPS: in getTargetShuffleMask()
5464 SDValue Result = DAG.getNode(X86ISD::INSERTPS, DL, MVT::v4f32, V1, V2, in LowerBuildVectorv4x32()
8779 return DAG.getNode(X86ISD::INSERTPS, DL, MVT::v4f32, V1, V2, in lowerVectorShuffleAsInsertPS()
12665 return DAG.getNode(X86ISD::INSERTPS, dl, VT, N0, N1, N2); in LowerINSERT_VECTOR_ELT()
22121 case X86ISD::INSERTPS: return "X86ISD::INSERTPS"; in getTargetNodeName()
25206 if (Depth == 1 && Root.getOpcode() == X86ISD::INSERTPS) in combineX86ShuffleChain()
25212 Res = DAG.getNode(X86ISD::INSERTPS, DL, MVT::v4f32, V1, V2, in combineX86ShuffleChain()
25771 if (V0.getOpcode() == X86ISD::INSERTPS || in combineTargetShuffle()
25772 V1.getOpcode() == X86ISD::INSERTPS) { in combineTargetShuffle()
[all …]
|
| D | X86InstrFragmentsSIMD.td | 111 def X86insertps : SDNode<"X86ISD::INSERTPS",
|
| D | X86IntrinsicsInfo.h | 1934 X86_INTRINSIC_DATA(sse41_insertps, INTR_TYPE_3OP, X86ISD::INSERTPS, 0),
|
| D | X86InstrSSE.td | 6300 defm INSERTPS : SS41I_insertf32<0x21, "insertps", 1, SSE_INSERT_ITINS>;
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
| D | X86ISelLowering.h | 180 INSERTPS, enumerator
|
| D | README-SSE.txt | 467 INSERTPS can match any insert (extract, imm1), imm2 for 4 x float, and insert
|
| D | X86InstrFragmentsSIMD.td | 97 def X86insertps : SDNode<"X86ISD::INSERTPS",
|
| D | X86IntrinsicsInfo.h | 1228 X86_INTRINSIC_DATA(sse41_insertps, INTR_TYPE_3OP, X86ISD::INSERTPS, 0),
|
| D | X86ISelLowering.cpp | 4366 case X86ISD::INSERTPS: in isTargetShuffle()
5763 case X86ISD::INSERTPS: in getTargetShuffleMask()
6685 SDValue Result = DAG.getNode(X86ISD::INSERTPS, DL, MVT::v4f32, V1, V2, in LowerBuildVectorv4x32()
11194 return DAG.getNode(X86ISD::INSERTPS, DL, MVT::v4f32, V1, V2, in lowerVectorShuffleAsInsertPS()
15620 return DAG.getNode(X86ISD::INSERTPS, dl, VT, N0, N1, N2); in LowerINSERT_VECTOR_ELT()
25940 case X86ISD::INSERTPS: return "X86ISD::INSERTPS"; in getTargetNodeName()
29546 Shuffle = X86ISD::INSERTPS; in matchBinaryPermuteVectorShuffle()
30745 case X86ISD::INSERTPS: { in combineTargetShuffle()
30757 return DAG.getNode(X86ISD::INSERTPS, DL, VT, DAG.getUNDEF(VT), Op1, in combineTargetShuffle()
30762 return DAG.getNode(X86ISD::INSERTPS, DL, VT, Op0, DAG.getUNDEF(VT), in combineTargetShuffle()
[all …]
|
| D | X86InstrSSE.td | 5394 defm INSERTPS : SS41I_insertf32<0x21, "insertps", 1>;
|
| /external/syzkaller/pkg/ifuzz/gen/ |
| D | all-enc-instructions.txt | 13891 ICLASS : INSERTPS
|