Home
last modified time | relevance | path

Searched refs:IOADDR (Results 1 – 2 of 2) sorted by relevance

/external/u-boot/include/configs/
Dxtfpga.h139 #define CONFIG_SYS_FPGAREG_DATE IOADDR(0x0D020000)
151 #define CONFIG_SYS_FPGAREG_FREQ IOADDR(0x0D020004) /* CPU clock frequency*/
160 #define CONFIG_SYS_FPGAREG_DIPSW IOADDR(0x0D02000C)
171 #define CONFIG_SYS_FPGAREG_RESET IOADDR(0x0D020010) /* Reset board .. */
180 #define CONFIG_SYS_NS16550_COM1 IOADDR(0x0D050020) /* Base address */
191 #define CONFIG_SYS_ETHOC_BASE IOADDR(0x0d030000)
192 #define CONFIG_SYS_ETHOC_BUFFER_ADDR IOADDR(0x0D800000)
206 # define CONFIG_SYS_FLASH_BASE IOADDR(0x08000000)
212 # define CONFIG_SYS_FLASH_BASE IOADDR(0x00000000)
213 # define CONFIG_SYS_MONITOR_BASE IOADDR(0x06000000)
[all …]
/external/u-boot/arch/xtensa/include/asm/
Daddrspace.h25 #define IOADDR(x) (CONFIG_SYS_IO_BASE + (x)) macro