Home
last modified time | relevance | path

Searched refs:IOMUXC_GPR2_LVDS_CH0_MODE_ENABLED_DI0 (Results 1 – 14 of 14) sorted by relevance

/external/u-boot/board/ge/mx53ppd/
Dmx53ppd_video.c97 IOMUXC_GPR2_LVDS_CH0_MODE_ENABLED_DI0, in lcd_enable()
/external/u-boot/board/engicam/imx6q/
Dimx6q.c179 IOMUXC_GPR2_LVDS_CH0_MODE_ENABLED_DI0; in setup_display()
/external/u-boot/board/aristainetos/
Daristainetos-v2.c464 | IOMUXC_GPR2_LVDS_CH0_MODE_ENABLED_DI0; in enable_lvds()
556 | IOMUXC_GPR2_LVDS_CH0_MODE_ENABLED_DI0; in enable_spi_display()
/external/u-boot/board/kosagi/novena/
Dvideo.c419 IOMUXC_GPR2_LVDS_CH0_MODE_ENABLED_DI0, in setup_display_clock()
/external/u-boot/board/ge/bx50v3/
Dbx50v3.c486 IOMUXC_GPR2_LVDS_CH0_MODE_ENABLED_DI0 | in setup_display_b850v3()
528 IOMUXC_GPR2_LVDS_CH0_MODE_ENABLED_DI0, in setup_display_bx50v3()
/external/u-boot/board/embest/mx6boards/
Dmx6boards.c491 | IOMUXC_GPR2_LVDS_CH0_MODE_ENABLED_DI0; in setup_display()
/external/u-boot/arch/arm/include/asm/arch-mx5/
Dimx-regs.h446 #define IOMUXC_GPR2_LVDS_CH0_MODE_ENABLED_DI0 (IOMUXC_GPR2_MODE_ENABLED_DI0 << \ macro
/external/u-boot/board/advantech/dms-ba16/
Ddms-ba16.c423 IOMUXC_GPR2_LVDS_CH0_MODE_ENABLED_DI0 | in setup_display()
/external/u-boot/board/freescale/mx6sabreauto/
Dmx6sabreauto.c548 IOMUXC_GPR2_LVDS_CH0_MODE_ENABLED_DI0 | in setup_display()
/external/u-boot/board/toradex/colibri_imx6/
Dcolibri_imx6.c608 |IOMUXC_GPR2_LVDS_CH0_MODE_ENABLED_DI0; in setup_display()
/external/u-boot/board/boundary/nitrogen6x/
Dnitrogen6x.c792 |IOMUXC_GPR2_LVDS_CH0_MODE_ENABLED_DI0; in setup_display()
/external/u-boot/board/toradex/apalis_imx6/
Dapalis_imx6.c730 |IOMUXC_GPR2_LVDS_CH0_MODE_ENABLED_DI0; in setup_display()
/external/u-boot/arch/arm/include/asm/arch-mx6/
Dimx-regs.h667 #define IOMUXC_GPR2_LVDS_CH0_MODE_ENABLED_DI0 (IOMUXC_GPR2_MODE_ENABLED_DI0<<IOMUXC_GPR2_LVDS_CH0_… macro
/external/u-boot/board/gateworks/gw_ventana/
Dgw_ventana.c468 |IOMUXC_GPR2_LVDS_CH0_MODE_ENABLED_DI0; in setup_display()