Searched refs:InVec1 (Results 1 – 2 of 2) sorted by relevance
/external/llvm/lib/Target/X86/ |
D | X86ISelLowering.cpp | 6277 SDValue InVec1 = DAG.getUNDEF(VT); in LowerToAddSub() local 6334 if (InVec1.isUndef()) { in LowerToAddSub() 6335 InVec1 = Op1.getOperand(0); in LowerToAddSub() 6336 if (InVec1.getSimpleValueType() != VT) in LowerToAddSub() 6353 if (InVec1 != Op1.getOperand(0)) in LowerToAddSub() 6361 if (AddFound && SubFound && !InVec0.isUndef() && !InVec1.isUndef()) in LowerToAddSub() 6362 return DAG.getNode(X86ISD::ADDSUB, DL, VT, InVec0, InVec1); in LowerToAddSub() 6392 SDValue InVec0, InVec1; in LowerToHorizontalOp() local 6395 if (isHorizontalBinOp(BV, ISD::FADD, DAG, 0, NumElts, InVec0, InVec1)) in LowerToHorizontalOp() 6396 return DAG.getNode(X86ISD::FHADD, DL, VT, InVec0, InVec1); in LowerToHorizontalOp() [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
D | X86ISelLowering.cpp | 7618 SDValue InVec1 = DAG.getUNDEF(VT); in isAddSubOrSubAdd() local 7668 if (InVec1.isUndef()) { in isAddSubOrSubAdd() 7669 InVec1 = Op1.getOperand(0); in isAddSubOrSubAdd() 7670 if (InVec1.getSimpleValueType() != VT) in isAddSubOrSubAdd() 7687 if (InVec1 != Op1.getOperand(0)) in isAddSubOrSubAdd() 7698 InVec0.isUndef() || InVec1.isUndef()) in isAddSubOrSubAdd() 7704 Opnd1 = InVec1; in isAddSubOrSubAdd() 7822 SDValue InVec0, InVec1; in LowerToHorizontalOp() local 7825 if (isHorizontalBinOp(BV, ISD::FADD, DAG, 0, NumElts, InVec0, InVec1)) in LowerToHorizontalOp() 7826 return DAG.getNode(X86ISD::FHADD, DL, VT, InVec0, InVec1); in LowerToHorizontalOp() [all …]
|