Home
last modified time | relevance | path

Searched refs:KS2_ARMPLLCTL0 (Results 1 – 2 of 2) sorted by relevance

/external/u-boot/arch/arm/mach-keystone/
Dclock.c30 [TETRIS_PLL] = {KS2_ARMPLLCTL0, KS2_ARMPLLCTL1},
309 reg = KS2_ARMPLLCTL0; in pll_freq_get()
/external/u-boot/arch/arm/mach-keystone/include/mach/
Dhardware.h183 #define KS2_ARMPLLCTL0 (KS2_DEVICE_STATE_CTRL_BASE + 0x370) macro