Searched refs:L1CSR0_DCE (Results 1 – 3 of 3) sorted by relevance
| /external/u-boot/arch/powerpc/cpu/mpc85xx/ |
| D | release.S | 128 lis r3,(L1CSR0_CPE|L1CSR0_DCE)@h
129 ori r3,r3,(L1CSR0_CPE|L1CSR0_DCE)@l
134 andi. r1,r3,L1CSR0_DCE@l
|
| D | start.S | 797 lis r3,(L1CSR0_CPE|L1CSR0_DCE)@h
798 ori r3,r3,(L1CSR0_CPE|L1CSR0_DCE)@l
803 andi. r1,r3,L1CSR0_DCE@l
1404 ori r0,r0,(L1CSR0_CPE | L1CSR0_DCE)@l
1405 oris r0,r0,(L1CSR0_CPE | L1CSR0_DCE)@h
1416 ori r4,r4,L1CSR0_DCE
1425 andi. r3,r3,L1CSR0_DCE
|
| /external/u-boot/arch/powerpc/include/asm/ |
| D | processor.h | 490 #define L1CSR0_DCE 0x00000001 /* Data Cache Enable */ macro
|