Home
last modified time | relevance | path

Searched refs:L1CSR2_DCWS (Results 1 – 3 of 3) sorted by relevance

/external/u-boot/arch/powerpc/cpu/mpc85xx/
Drelease.S233 oris r3,r3,(L1CSR2_DCWS)@h
245 andis. r3,r3,(L1CSR2_DCWS)@h
Dcpu_init.c774 mtspr(L1CSR2, (mfspr(L1CSR2) | L1CSR2_DCWS)); in cpu_init_r()
790 if (mfspr(L1CSR2) & L1CSR2_DCWS) in cpu_init_r()
/external/u-boot/arch/powerpc/include/asm/
Dprocessor.h498 #define L1CSR2_DCWS 0x40000000 /* Data Cache Write Shadow */ macro