Home
last modified time | relevance | path

Searched refs:LPC (Results 1 – 25 of 47) sorted by relevance

12

/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/ARM/
Darm-position-independence.ll140 ; ARM_RO_PC: movw r[[REG:[0-9]]], :lower16:(b-([[LPC:.LPC[0-9]+_[0-9]+]]+8))
141 ; ARM_RO_PC: movt r[[REG]], :upper16:(b-([[LPC]]+8))
142 ; ARM_RO_PC: [[LPC]]:
146 ; NO_MOVT_ARM_RO_PC: [[LPC:.LPC[0-9]+_[0-9]+]]:
156 ; THUMB2_RO_PC: movw r[[REG:[0-9]]], :lower16:(b-([[LPC:.LPC[0-9]+_[0-9]+]]+4))
157 ; THUMB2_RO_PC: movt r[[REG]], :upper16:(b-([[LPC]]+4))
158 ; THUMB2_RO_PC: [[LPC]]:
163 ; NO_MOVT_THUMB2_RO_PC: [[LPC:.LPC[0-9]+_[0-9]+]]:
172 ; THUMB1_RO_PC: [[LPC:.LPC[0-9]+_[0-9]+]]:
188 ; NO_MOVT_ARM_RO_PC-NEXT: .long b-([[LPC]]+8)
[all …]
Ddarwin-tls.ll18 ; T2-MOVT-PIC: movw r0, :lower16:(_local_tls_var-([[PCREL_LOC:LPC[0-9]+_[0-9]+]]+4))
28 ; T2-LIT-PIC: [[PCREL_LOC:LPC[0-9]+_[0-9]+]]:
52 ; ARM-MOVT-PIC: movw [[VARPC1:r[0-9]+]], :lower16:(_local_tls_var-([[PCREL_LOC1:LPC[0-9]+_[0-9]+]]+…
56 ; ARM-MOVT-PIC: movw [[VARPC2:r[0-9]+]], :lower16:(_local_tls_var-([[PCREL_LOC2:LPC[0-9]+_[0-9]+]]+…
65 ; ARM-LIT-PIC: [[PCREL_LOC:LPC[0-9]+_[0-9]+]]:
95 ; T2-MOVT-PIC: movw r[[EXTGOT:[0-9]+]], :lower16:(L_external_tls_var$non_lazy_ptr-([[PCREL_LOC:LPC[…
106 ; T2-LIT-PIC: [[PCREL_LOC:LPC[0-9]+_[0-9]+]]:
131 ; ARM-MOVT-PIC: movw r[[EXTGOT:[0-9]+]], :lower16:(L_external_tls_var$non_lazy_ptr-([[PCREL_LOC:LPC
141 ; ARM-LIT-PIC: [[PCREL_LOC:LPC[0-9]+_[0-9]+]]:
Dlitpool-licm.ll10 ; CHECK: [[PCPOS1:.LPC[0-9]+_[0-9]+]]:
13 ; CHECK: [[PCPOS2:.LPC[0-9]+_[0-9]+]]:
Dfast-isel-pic.ll27 ; ARMv7-ELF: .LPC
57 ; ARMv7-ELF: .LPC
Dindirectbr.ll75 ; ARM: .long Ltmp0-(LPC{{.*}}+8)
76 ; THUMB: .long Ltmp0-(LPC{{.*}}+4)
Dstack_guard_remat.ll20 ;NO-PIC-NOT: LPC
29 ;PIC-V7: movw [[R0:r[0-9]+]], :lower16:(L___stack_chk_guard$non_lazy_ptr-([[LABEL0:LPC[0-9_]+]]+8…
Dnone-macho-v4t.ll11 ; CHECK: [[PC_LABEL:LPC[0-9]+_[0-9]+]]:
/external/llvm/test/CodeGen/ARM/
Ddarwin-tls.ll18 ; T2-MOVT-PIC: movw r0, :lower16:(_local_tls_var-([[PCREL_LOC:LPC[0-9]+_[0-9]+]]+4))
28 ; T2-LIT-PIC: [[PCREL_LOC:LPC[0-9]+_[0-9]+]]:
52 ; ARM-MOVT-PIC: movw [[VARPC1:r[0-9]+]], :lower16:(_local_tls_var-([[PCREL_LOC1:LPC[0-9]+_[0-9]+]]+…
56 ; ARM-MOVT-PIC: movw [[VARPC2:r[0-9]+]], :lower16:(_local_tls_var-([[PCREL_LOC2:LPC[0-9]+_[0-9]+]]+…
65 ; ARM-LIT-PIC: [[PCREL_LOC:LPC[0-9]+_[0-9]+]]:
95 ; T2-MOVT-PIC: movw r[[EXTGOT:[0-9]+]], :lower16:(L_external_tls_var$non_lazy_ptr-([[PCREL_LOC:LPC[…
106 ; T2-LIT-PIC: [[PCREL_LOC:LPC[0-9]+_[0-9]+]]:
131 ; ARM-MOVT-PIC: movw r[[EXTGOT:[0-9]+]], :lower16:(L_external_tls_var$non_lazy_ptr-([[PCREL_LOC:LPC
141 ; ARM-LIT-PIC: [[PCREL_LOC:LPC[0-9]+_[0-9]+]]:
Dlitpool-licm.ll10 ; CHECK: [[PCPOS1:.LPC[0-9]+_[0-9]+]]:
13 ; CHECK: [[PCPOS2:.LPC[0-9]+_[0-9]+]]:
Dfast-isel-pic.ll27 ; ARMv7-ELF: .LPC
57 ; ARMv7-ELF: .LPC
Dindirectbr.ll72 ; ARM: .long Ltmp0-(LPC{{.*}}+8)
73 ; THUMB: .long Ltmp0-(LPC{{.*}}+4)
Dstack_guard_remat.ll20 ;NO-PIC-NOT: LPC
29 ;PIC-V7: movw [[R0:r[0-9]+]], :lower16:(L___stack_chk_guard$non_lazy_ptr-([[LABEL0:LPC[0-9_]+]]+8…
Dnone-macho-v4t.ll11 ; CHECK: [[PC_LABEL:LPC[0-9]+_[0-9]+]]:
/external/u-boot/doc/device-tree-bindings/misc/
Dintel-lpc.txt1 Intel LPC Device Binding
14 the LPC device
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Thumb/
Dstack_guard_remat.ll7 ;PIC: [[LABEL1:LPC[0-9_]+]]:
17 ;NO-PIC-NOT: LPC
/external/llvm/test/CodeGen/Thumb/
Dstack_guard_remat.ll7 ;PIC: [[LABEL1:LPC[0-9_]+]]:
17 ;NO-PIC-NOT: LPC
/external/u-boot/arch/x86/include/asm/arch-quark/acpi/
Dlpc.asl6 /* Intel LPC Bus Device - 0:1f.0 */
102 /* LPC device: Resource consumption */
/external/swiftshader/third_party/LLVM/test/CodeGen/ARM/
Dindirectbr.ll64 ; ARM: .long Ltmp0-(LPC{{.*}}+8)
65 ; THUMB: .long Ltmp0-(LPC{{.*}}+4)
/external/u-boot/board/google/
DKconfig19 solid state drive. There is a Chrome OS EC connected on LPC,
52 Chrome OS EC connected on LPC, and it provides a 2560x1700 high
/external/u-boot/arch/x86/include/asm/arch-baytrail/acpi/
Dlpc.asl10 /* Intel LPC Bus Device - 0:1f.0 */
176 /* LPC device: Resource consumption */
/external/u-boot/arch/arm/mach-aspeed/
DKconfig19 which is enabled by support of LPC and eSPI peripherals.
/external/autotest/client/site_tests/kernel_TPMStress/
Dcontrol17 an attempt to reproduce possible communication errors, either over LPC
Dcontrol.stress217 an attempt to reproduce possible communication errors, either over LPC
Dcontrol.stress317 an attempt to reproduce possible communication errors, either over LPC
/external/u-boot/drivers/tpm/
DKconfig63 bool "Enable support for Infineon SLB9635/45 TPMs on LPC"
67 This driver supports Infineon TPM devices connected on the LPC bus.

12