Searched refs:MCInst_insert0 (Results 1 – 4 of 4) sorted by relevance
| /external/capstone/ |
| D | MCInst.h | 116 void MCInst_insert0(MCInst *inst, int index, MCOperand *Op);
|
| D | MCInst.c | 32 void MCInst_insert0(MCInst *inst, int index, MCOperand *Op) in MCInst_insert0() function
|
| /external/capstone/arch/PowerPC/ |
| D | PPCDisassembler.c | 283 MCInst_insert0(Inst, 0, MCOperand_CreateReg1(Inst, GP0Regs[Base])); in decodeMemRIOperands()
307 MCInst_insert0(Inst, 0, MCOperand_CreateReg1(Inst, GP0Regs[Base])); in decodeMemRIXOperands()
|
| /external/capstone/arch/ARM/ |
| D | ARMDisassembler.c | 565 MCInst_insert0(MI, i, MCOperand_CreateReg1(MI, InITBlock ? 0 : ARM_CPSR)); in AddThumb1SBit()
571 MCInst_insert0(MI, i, MCOperand_CreateReg1(MI, InITBlock ? 0 : ARM_CPSR)); in AddThumb1SBit()
634 MCInst_insert0(MI, i, MCOperand_CreateImm1(MI, CC)); in AddThumbPredicate()
636 MCInst_insert0(MI, i+1, MCOperand_CreateReg1(MI, 0)); in AddThumbPredicate()
638 MCInst_insert0(MI, i+1, MCOperand_CreateReg1(MI, ARM_CPSR)); in AddThumbPredicate()
643 MCInst_insert0(MI, i, MCOperand_CreateImm1(MI, CC)); in AddThumbPredicate()
645 MCInst_insert0(MI, i+1, MCOperand_CreateReg1(MI, 0)); in AddThumbPredicate()
647 MCInst_insert0(MI, i+1, MCOperand_CreateReg1(MI, ARM_CPSR)); in AddThumbPredicate()
|