Home
last modified time | relevance | path

Searched refs:MOReg (Results 1 – 25 of 28) sorted by relevance

12

/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/
DTwoAddressInstructionPass.cpp234 unsigned MOReg = MO.getReg(); in sink3AddrInstruction() local
235 if (!MOReg) in sink3AddrInstruction()
237 if (MO.isUse() && MOReg != SavedReg) in sink3AddrInstruction()
303 unsigned MOReg = MO.getReg(); in sink3AddrInstruction() local
304 if (!MOReg) in sink3AddrInstruction()
306 if (DefReg == MOReg) in sink3AddrInstruction()
309 if (MO.isKill() || (LIS && isPlainlyKilled(&OtherMI, MOReg, LIS))) { in sink3AddrInstruction()
310 if (&OtherMI == KillMI && MOReg == SavedReg) in sink3AddrInstruction()
314 else if (UseRegs.count(MOReg)) in sink3AddrInstruction()
915 unsigned MOReg = MO.getReg(); in rescheduleMIBelowKill() local
[all …]
DDetectDeadLanes.cpp198 unsigned MOReg = MO.getReg(); in addUsedLanesOnOperand() local
199 if (!TargetRegisterInfo::isVirtualRegister(MOReg)) in addUsedLanesOnOperand()
205 UsedLanes &= MRI->getMaxLaneMaskForVReg(MOReg); in addUsedLanesOnOperand()
207 unsigned MORegIdx = TargetRegisterInfo::virtReg2Index(MOReg); in addUsedLanesOnOperand()
381 unsigned MOReg = MO.getReg(); in determineInitialDefinedLanes() local
382 if (!MOReg) in determineInitialDefinedLanes()
386 if (TargetRegisterInfo::isPhysicalRegister(MOReg)) { in determineInitialDefinedLanes()
391 assert(TargetRegisterInfo::isVirtualRegister(MOReg)); in determineInitialDefinedLanes()
392 if (MRI->hasOneDef(MOReg)) { in determineInitialDefinedLanes()
393 const MachineOperand &MODef = *MRI->def_begin(MOReg); in determineInitialDefinedLanes()
[all …]
DLiveVariables.cpp523 unsigned MOReg = MO.getReg(); in runOnInstr() local
525 if (!(TargetRegisterInfo::isPhysicalRegister(MOReg) && in runOnInstr()
526 MRI->isReserved(MOReg))) in runOnInstr()
529 UseRegs.push_back(MOReg); in runOnInstr()
534 if (TargetRegisterInfo::isPhysicalRegister(MOReg) && in runOnInstr()
535 !MRI->isReserved(MOReg)) in runOnInstr()
537 DefRegs.push_back(MOReg); in runOnInstr()
544 unsigned MOReg = UseRegs[i]; in runOnInstr() local
545 if (TargetRegisterInfo::isVirtualRegister(MOReg)) in runOnInstr()
546 HandleVirtRegUse(MOReg, MBB, MI); in runOnInstr()
[all …]
DMachineInstrBundle.cpp314 unsigned MOReg = MO.getReg(); in analyzePhysReg() local
315 if (!MOReg || !TargetRegisterInfo::isPhysicalRegister(MOReg)) in analyzePhysReg()
318 if (!TRI->regsOverlap(MOReg, Reg)) in analyzePhysReg()
321 bool Covered = TRI->isSuperRegisterEq(Reg, MOReg); in analyzePhysReg()
DMachineInstr.cpp768 unsigned MOReg = MO.getReg(); in findRegisterUseOperandIdx() local
769 if (!MOReg) in findRegisterUseOperandIdx()
771 if (MOReg == Reg || (TRI && TargetRegisterInfo::isPhysicalRegister(MOReg) && in findRegisterUseOperandIdx()
773 TRI->isSubRegister(MOReg, Reg))) in findRegisterUseOperandIdx()
824 unsigned MOReg = MO.getReg(); in findRegisterDefOperandIdx() local
825 bool Found = (MOReg == Reg); in findRegisterDefOperandIdx()
827 TargetRegisterInfo::isPhysicalRegister(MOReg)) { in findRegisterDefOperandIdx()
829 Found = TRI->regsOverlap(MOReg, Reg); in findRegisterDefOperandIdx()
831 Found = TRI->isSubRegister(MOReg, Reg); in findRegisterDefOperandIdx()
1652 unsigned MOReg = MO.getReg(); in addRegisterDead() local
[all …]
DTargetInstrInfo.cpp1167 const MachineOperand &MOReg = MI.getOperand(OpIdx); in getRegSequenceInputs() local
1168 if (MOReg.isUndef()) in getRegSequenceInputs()
1174 InputRegs.push_back(RegSubRegPairAndIdx(MOReg.getReg(), MOReg.getSubReg(), in getRegSequenceInputs()
1192 const MachineOperand &MOReg = MI.getOperand(1); in getExtractSubregInputs() local
1193 if (MOReg.isUndef()) in getExtractSubregInputs()
1199 InputReg.Reg = MOReg.getReg(); in getExtractSubregInputs()
1200 InputReg.SubReg = MOReg.getSubReg(); in getExtractSubregInputs()
DMachineCSE.cpp340 unsigned MOReg = MO.getReg(); in PhysRegDefsReach() local
341 if (TargetRegisterInfo::isVirtualRegister(MOReg)) in PhysRegDefsReach()
343 if (PhysRefs.count(MOReg)) in PhysRegDefsReach()
/external/llvm/lib/CodeGen/
DTwoAddressInstructionPass.cpp205 unsigned MOReg = MO.getReg(); in sink3AddrInstruction() local
206 if (!MOReg) in sink3AddrInstruction()
208 if (MO.isUse() && MOReg != SavedReg) in sink3AddrInstruction()
274 unsigned MOReg = MO.getReg(); in sink3AddrInstruction() local
275 if (!MOReg) in sink3AddrInstruction()
277 if (DefReg == MOReg) in sink3AddrInstruction()
280 if (MO.isKill() || (LIS && isPlainlyKilled(&OtherMI, MOReg, LIS))) { in sink3AddrInstruction()
281 if (&OtherMI == KillMI && MOReg == SavedReg) in sink3AddrInstruction()
285 else if (UseRegs.count(MOReg)) in sink3AddrInstruction()
873 unsigned MOReg = MO.getReg(); in rescheduleMIBelowKill() local
[all …]
DDetectDeadLanes.cpp200 unsigned MOReg = MO.getReg(); in addUsedLanesOnOperand() local
201 if (!TargetRegisterInfo::isVirtualRegister(MOReg)) in addUsedLanesOnOperand()
207 UsedLanes &= MRI->getMaxLaneMaskForVReg(MOReg); in addUsedLanesOnOperand()
209 unsigned MORegIdx = TargetRegisterInfo::virtReg2Index(MOReg); in addUsedLanesOnOperand()
383 unsigned MOReg = MO.getReg(); in determineInitialDefinedLanes() local
384 if (!MOReg) in determineInitialDefinedLanes()
388 if (TargetRegisterInfo::isPhysicalRegister(MOReg)) { in determineInitialDefinedLanes()
393 assert(TargetRegisterInfo::isVirtualRegister(MOReg)); in determineInitialDefinedLanes()
394 if (MRI->hasOneDef(MOReg)) { in determineInitialDefinedLanes()
395 const MachineOperand &MODef = *MRI->def_begin(MOReg); in determineInitialDefinedLanes()
[all …]
DLiveVariables.cpp523 unsigned MOReg = MO.getReg(); in runOnInstr() local
525 if (!(TargetRegisterInfo::isPhysicalRegister(MOReg) && in runOnInstr()
526 MRI->isReserved(MOReg))) in runOnInstr()
529 UseRegs.push_back(MOReg); in runOnInstr()
534 if (TargetRegisterInfo::isPhysicalRegister(MOReg) && in runOnInstr()
535 !MRI->isReserved(MOReg)) in runOnInstr()
537 DefRegs.push_back(MOReg); in runOnInstr()
544 unsigned MOReg = UseRegs[i]; in runOnInstr() local
545 if (TargetRegisterInfo::isVirtualRegister(MOReg)) in runOnInstr()
546 HandleVirtRegUse(MOReg, MBB, MI); in runOnInstr()
[all …]
DMachineInstrBundle.cpp312 unsigned MOReg = MO.getReg(); in analyzePhysReg() local
313 if (!MOReg || !TargetRegisterInfo::isPhysicalRegister(MOReg)) in analyzePhysReg()
316 if (!TRI->regsOverlap(MOReg, Reg)) in analyzePhysReg()
319 bool Covered = TRI->isSuperRegisterEq(Reg, MOReg); in analyzePhysReg()
DMachineInstr.cpp1293 unsigned MOReg = MO.getReg(); in findRegisterUseOperandIdx() local
1294 if (!MOReg) in findRegisterUseOperandIdx()
1296 if (MOReg == Reg || in findRegisterUseOperandIdx()
1298 TargetRegisterInfo::isPhysicalRegister(MOReg) && in findRegisterUseOperandIdx()
1300 TRI->isSubRegister(MOReg, Reg))) in findRegisterUseOperandIdx()
1351 unsigned MOReg = MO.getReg(); in findRegisterDefOperandIdx() local
1352 bool Found = (MOReg == Reg); in findRegisterDefOperandIdx()
1354 TargetRegisterInfo::isPhysicalRegister(MOReg)) { in findRegisterDefOperandIdx()
1356 Found = TRI->regsOverlap(MOReg, Reg); in findRegisterDefOperandIdx()
1358 Found = TRI->isSubRegister(MOReg, Reg); in findRegisterDefOperandIdx()
[all …]
DTargetInstrInfo.cpp1137 const MachineOperand &MOReg = MI.getOperand(OpIdx); in getRegSequenceInputs() local
1142 InputRegs.push_back(RegSubRegPairAndIdx(MOReg.getReg(), MOReg.getSubReg(), in getRegSequenceInputs()
1160 const MachineOperand &MOReg = MI.getOperand(1); in getExtractSubregInputs() local
1165 InputReg.Reg = MOReg.getReg(); in getExtractSubregInputs()
1166 InputReg.SubReg = MOReg.getSubReg(); in getExtractSubregInputs()
DMachineCSE.cpp317 unsigned MOReg = MO.getReg(); in PhysRegDefsReach() local
318 if (TargetRegisterInfo::isVirtualRegister(MOReg)) in PhysRegDefsReach()
320 if (PhysRefs.count(MOReg)) in PhysRegDefsReach()
/external/swiftshader/third_party/LLVM/lib/CodeGen/
DLiveVariables.cpp543 unsigned MOReg = MO.getReg(); in runOnMachineFunction() local
546 UseRegs.push_back(MOReg); in runOnMachineFunction()
549 DefRegs.push_back(MOReg); in runOnMachineFunction()
555 unsigned MOReg = UseRegs[i]; in runOnMachineFunction() local
556 if (TargetRegisterInfo::isVirtualRegister(MOReg)) in runOnMachineFunction()
557 HandleVirtRegUse(MOReg, MBB, MI); in runOnMachineFunction()
558 else if (!ReservedRegisters[MOReg]) in runOnMachineFunction()
559 HandlePhysRegUse(MOReg, MI); in runOnMachineFunction()
564 unsigned MOReg = DefRegs[i]; in runOnMachineFunction() local
565 if (TargetRegisterInfo::isVirtualRegister(MOReg)) in runOnMachineFunction()
[all …]
DScheduleDAGInstrs.h81 unsigned MOReg = MO.getReg(); in VisitRegion() local
82 if (LoopLiveIns.count(MOReg)) in VisitRegion()
83 Deps.insert(std::make_pair(MOReg, std::make_pair(&MO, Count))); in VisitRegion()
DMachineInstr.cpp899 unsigned MOReg = MO.getReg(); in findRegisterUseOperandIdx() local
900 if (!MOReg) in findRegisterUseOperandIdx()
902 if (MOReg == Reg || in findRegisterUseOperandIdx()
904 TargetRegisterInfo::isPhysicalRegister(MOReg) && in findRegisterUseOperandIdx()
906 TRI->isSubRegister(MOReg, Reg))) in findRegisterUseOperandIdx()
953 unsigned MOReg = MO.getReg(); in findRegisterDefOperandIdx() local
954 bool Found = (MOReg == Reg); in findRegisterDefOperandIdx()
956 TargetRegisterInfo::isPhysicalRegister(MOReg)) { in findRegisterDefOperandIdx()
958 Found = TRI->regsOverlap(MOReg, Reg); in findRegisterDefOperandIdx()
960 Found = TRI->isSubRegister(MOReg, Reg); in findRegisterDefOperandIdx()
DTwoAddressInstructionPass.cpp196 unsigned MOReg = MO.getReg(); in Sink3AddrInstruction() local
197 if (!MOReg) in Sink3AddrInstruction()
199 if (MO.isUse() && MOReg != SavedReg) in Sink3AddrInstruction()
254 unsigned MOReg = MO.getReg(); in Sink3AddrInstruction() local
255 if (!MOReg) in Sink3AddrInstruction()
257 if (DefReg == MOReg) in Sink3AddrInstruction()
261 if (OtherMI == KillMI && MOReg == SavedReg) in Sink3AddrInstruction()
265 else if (UseRegs.count(MOReg)) in Sink3AddrInstruction()
DShrinkWrapping.cpp420 unsigned MOReg = MO.getReg(); in calculateSets() local
421 if (!MOReg) in calculateSets()
423 if (MOReg == Reg || in calculateSets()
424 (TargetRegisterInfo::isPhysicalRegister(MOReg) && in calculateSets()
426 TRI->isSubRegister(Reg, MOReg))) { in calculateSets()
DMachineCSE.cpp239 unsigned MOReg = MO.getReg(); in PhysRegDefsReach() local
240 if (TargetRegisterInfo::isVirtualRegister(MOReg)) in PhysRegDefsReach()
242 if (PhysRefs.count(MOReg)) in PhysRegDefsReach()
DScheduleDAGInstrs.cpp621 unsigned MOReg = MO.getReg(); in ComputeOperandLatency() local
622 if (MOReg != Reg) in ComputeOperandLatency()
/external/llvm/lib/Target/SystemZ/
DSystemZElimCompare.cpp135 if (unsigned MOReg = MO.getReg()) { in getRegReferences() local
136 if (TRI->regsOverlap(MOReg, Reg)) { in getRegReferences()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/SystemZ/
DSystemZElimCompare.cpp153 if (unsigned MOReg = MO.getReg()) { in getRegReferences() local
154 if (TRI->regsOverlap(MOReg, Reg)) { in getRegReferences()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/
DARMBaseInstrInfo.cpp5003 const MachineOperand *MOReg = &MI.getOperand(1); in getRegSequenceLikeInputs() local
5004 if (!MOReg->isUndef()) in getRegSequenceLikeInputs()
5005 InputRegs.push_back(RegSubRegPairAndIdx(MOReg->getReg(), in getRegSequenceLikeInputs()
5006 MOReg->getSubReg(), ARM::ssub_0)); in getRegSequenceLikeInputs()
5008 MOReg = &MI.getOperand(2); in getRegSequenceLikeInputs()
5009 if (!MOReg->isUndef()) in getRegSequenceLikeInputs()
5010 InputRegs.push_back(RegSubRegPairAndIdx(MOReg->getReg(), in getRegSequenceLikeInputs()
5011 MOReg->getSubReg(), ARM::ssub_1)); in getRegSequenceLikeInputs()
5029 const MachineOperand &MOReg = MI.getOperand(2); in getExtractSubregLikeInputs() local
5030 if (MOReg.isUndef()) in getExtractSubregLikeInputs()
[all …]
/external/llvm/lib/Target/ARM/
DARMBaseInstrInfo.cpp4608 const MachineOperand *MOReg = &MI.getOperand(1); in getRegSequenceLikeInputs() local
4610 RegSubRegPairAndIdx(MOReg->getReg(), MOReg->getSubReg(), ARM::ssub_0)); in getRegSequenceLikeInputs()
4612 MOReg = &MI.getOperand(2); in getRegSequenceLikeInputs()
4614 RegSubRegPairAndIdx(MOReg->getReg(), MOReg->getSubReg(), ARM::ssub_1)); in getRegSequenceLikeInputs()
4632 const MachineOperand &MOReg = MI.getOperand(2); in getExtractSubregLikeInputs() local
4633 InputReg.Reg = MOReg.getReg(); in getExtractSubregLikeInputs()
4634 InputReg.SubReg = MOReg.getSubReg(); in getExtractSubregLikeInputs()

12