Searched refs:MRMSrcReg4VOp3 (Results 1 – 9 of 9) sorted by relevance
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/MCTargetDesc/ |
| D | X86BaseInfo.h | 330 MRMSrcReg4VOp3 = 50, enumerator
724 case X86II::MRMSrcReg4VOp3: in getMemoryOperandNo()
|
| D | X86MCCodeEmitter.cpp | 889 case X86II::MRMSrcReg4VOp3: { in EmitVEXOpcodePrefix()
1413 case X86II::MRMSrcReg4VOp3: { in encodeInstruction()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/utils/TableGen/ |
| D | X86RecognizableInstr.h | 114 MRMSrcReg4VOp3 = 50, enumerator
|
| D | X86RecognizableInstr.cpp | 568 case X86Local::MRMSrcReg4VOp3: in emitInstructionSpecifier()
731 case X86Local::MRMSrcReg4VOp3: in emitDecodePath()
|
| D | X86FoldTablesEmitter.cpp | 429 RegFormNum == X86Local::MRMSrcReg4VOp3) || in areOppositeForms()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
| D | X86InstrXOP.td | 97 def rr : IXOP<opc, MRMSrcReg4VOp3, (outs VR128:$dst),
|
| D | X86InstrFormats.td | 40 def MRMSrcReg4VOp3 : Format<50>;
|
| D | X86InstrShiftRotate.td | 840 def rr : I<0xF7, MRMSrcReg4VOp3, (outs RC:$dst), (ins RC:$src1, RC:$src2),
|
| D | X86InstrInfo.td | 2413 def rr : I<opc, MRMSrcReg4VOp3, (outs RC:$dst), (ins RC:$src1, RC:$src2),
2439 def rr : I<opc, MRMSrcReg4VOp3, (outs RC:$dst), (ins RC:$src1, RC:$src2),
|