Home
last modified time | relevance | path

Searched refs:MX6_MMDC_P0_MDREF (Results 1 – 25 of 25) sorted by relevance

/external/u-boot/board/boundary/nitrogen6x/
D800mhz_2x256mx16.cfg23 DATA 4, MX6_MMDC_P0_MDREF, 0x00007800
D800mhz_4x256mx16.cfg23 DATA 4, MX6_MMDC_P0_MDREF, 0x00007800
D1066mhz_4x256mx16.cfg23 DATA 4, MX6_MMDC_P0_MDREF, 0x00007800
D800mhz_4x128mx16.cfg23 DATA 4, MX6_MMDC_P0_MDREF, 0x00005800
D1066mhz_4x128mx16.cfg23 DATA 4, MX6_MMDC_P0_MDREF, 0x00005800
D800mhz_2x128mx16.cfg23 DATA 4, MX6_MMDC_P0_MDREF, 0x00005800
/external/u-boot/board/toradex/apalis_imx6/
D1066mhz_4x128mx16.cfg24 DATA 4, MX6_MMDC_P0_MDREF, 0x00005800
D1066mhz_4x256mx16.cfg24 DATA 4, MX6_MMDC_P0_MDREF, 0x00007800
Dapalis_imx6.c992 MX6_MMDC_P0_MDREF, 0x00005800,
1111 MX6_MMDC_P0_MDREF, 0x00007800,
/external/u-boot/board/toradex/colibri_imx6/
D800mhz_2x64mx16.cfg35 DATA 4, MX6_MMDC_P0_MDREF, 0x00005800
D800mhz_4x64mx16.cfg35 DATA 4, MX6_MMDC_P0_MDREF, 0x00005800
Dcolibri_imx6.c857 MX6_MMDC_P0_MDREF, 0x00005800,
990 MX6_MMDC_P0_MDREF, 0x00005800,
/external/u-boot/board/advantech/dms-ba16/
Dsamsung-2g.cfg58 DATA 4, MX6_MMDC_P0_MDREF, 0x00005800
Dmicron-1g.cfg58 DATA 4, MX6_MMDC_P0_MDREF, 0x00005800
/external/u-boot/board/aristainetos/
Dnt5cc256m16cp.cfg54 DATA 4, MX6_MMDC_P0_MDREF, 0x00005800
Dmt41j128M.cfg64 DATA 4, MX6_MMDC_P0_MDREF, 0x00005800
/external/u-boot/board/tqc/tqma6/
Dtqma6q.cfg117 DATA 4, MX6_MMDC_P0_MDREF, 0x00005800
Dtqma6s.cfg117 DATA 4, MX6_MMDC_P0_MDREF, 0x00005800
Dtqma6dl.cfg117 DATA 4, MX6_MMDC_P0_MDREF, 0x00007800
/external/u-boot/board/logicpd/imx6/
Dmx6q_2x_MT41K512M16HA.cfg92 DATA 4, MX6_MMDC_P0_MDREF, 0x00007800
/external/u-boot/board/tbs/tbs2910/
Dtbs2910.cfg108 DATA 4, MX6_MMDC_P0_MDREF, 0x00007800
/external/u-boot/board/ge/bx50v3/
Dbx50v3.cfg119 DATA 4, MX6_MMDC_P0_MDREF, 0x00005800
/external/u-boot/board/seco/mx6quq7/
Dmx6quq7-2g.cfg147 DATA 4, MX6_MMDC_P0_MDREF, 0x00007800
/external/u-boot/board/barco/titanium/
Dimximage.cfg133 DATA 4, MX6_MMDC_P0_MDREF, 0x00005800
/external/u-boot/arch/arm/include/asm/arch-mx6/
Dmx6-ddr.h482 #define MX6_MMDC_P0_MDREF 0x021b0020 macro