Home
last modified time | relevance | path

Searched refs:MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK (Results 1 – 14 of 14) sorted by relevance

/external/u-boot/board/aristainetos/
Daristainetos-v2.c443 reg &= ~(MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK in enable_lvds()
499 reg &= ~(MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK in enable_spi_display()
531 reg &= ~(MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK in enable_spi_display()
Daristainetos-v1.c228 reg &= MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK; in setup_display()
/external/u-boot/board/engicam/imx6q/
Dimx6q.c156 reg &= ~(MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK | in setup_display()
/external/u-boot/board/kosagi/novena/
Dvideo.c398 MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK, in setup_display_clock()
/external/u-boot/board/embest/mx6boards/
Dmx6boards.c474 MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK, in setup_display()
/external/u-boot/arch/arm/mach-imx/mx6/
Dclock.c1442 | MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK); in select_ldb_di_clock_source()
1450 | MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK); in select_ldb_di_clock_source()
/external/u-boot/board/freescale/mx6sabreauto/
Dmx6sabreauto.c525 reg &= ~(MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK | in setup_display()
/external/u-boot/board/freescale/mx6sabresd/
Dmx6sabresd.c507 reg &= ~(MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK in setup_display()
/external/u-boot/board/toradex/colibri_imx6/
Dcolibri_imx6.c585 reg &= ~(MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK in setup_display()
/external/u-boot/board/boundary/nitrogen6x/
Dnitrogen6x.c769 reg &= ~(MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK in setup_display()
/external/u-boot/board/congatec/cgtqmx6eval/
Dcgtqmx6eval.c641 reg &= ~(MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK | in setup_display()
/external/u-boot/board/toradex/apalis_imx6/
Dapalis_imx6.c707 reg &= ~(MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK in setup_display()
/external/u-boot/arch/arm/include/asm/arch-mx6/
Dcrm_regs.h448 #define MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK (0x7 << 9) macro
/external/u-boot/board/gateworks/gw_ventana/
Dgw_ventana.c445 reg &= ~(MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK in setup_display()