Home
last modified time | relevance | path

Searched refs:NEG_D (Results 1 – 10 of 10) sorted by relevance

/external/v8/src/compiler/mips64/
Dinstruction-scheduler-mips64.cc352 NEG_D = 4, enumerator
1020 return Latency::NEG_D; in NegdLatency()
1023 return CompareIsNanF64Latency() + 2 * Latency::BRANCH + Latency::NEG_D + in NegdLatency()
/external/v8/src/compiler/mips/
Dinstruction-scheduler-mips.cc321 NEG_D = 4, enumerator
1087 return Latency::NEG_D; in Neg_dLatency()
1090 return CompareIsNanF64Latency() + 2 * Latency::BRANCH + Latency::NEG_D + in Neg_dLatency()
/external/v8/src/mips/
Dconstants-mips.h634 NEG_D = ((0U << 3) + 7), enumerator
Ddisasm-mips.cc1078 case NEG_D: in DecodeTypeRegisterRsType()
Dassembler-mips.cc2854 GenInstrRegister(COP1, D, f0, fs, fd, NEG_D); in neg_d()
Dsimulator-mips.cc2812 case NEG_D: in DecodeTypeRegisterDRsType()
/external/v8/src/mips64/
Dconstants-mips64.h664 NEG_D = ((0U << 3) + 7), enumerator
Ddisasm-mips64.cc1151 case NEG_D: in DecodeTypeRegisterRsType()
Dassembler-mips64.cc3245 GenInstrRegister(COP1, S, f0, fs, fd, NEG_D); in neg_s()
3250 GenInstrRegister(COP1, D, f0, fs, fd, NEG_D); in neg_d()
Dsimulator-mips64.cc3130 case NEG_D: in DecodeTypeRegisterDRsType()