Home
last modified time | relevance | path

Searched refs:OPCODE_REG0_REG (Results 1 – 3 of 3) sorted by relevance

/external/u-boot/drivers/ddr/marvell/a38x/
Dmv_ddr_regs.h25 #define OPCODE_REG0_REG(obj) (OPCODE_REG0_BASE + (obj) * 0x4) macro
Dddr3_training_leveling.c152 OPCODE_REG0_REG(1), data, mask)); in ddr3_tip_dynamic_read_leveling()
525 OPCODE_REG0_REG(1), data, mask)); in ddr3_tip_dynamic_per_bit_read_leveling()
1508 OPCODE_REG0_REG(1), (0x3 << 25), (0x3ffff << 9))); in ddr3_tip_dynamic_write_leveling_seq()
Dddr3_training_ip_engine.c442 (dev_num, access_type, interface_num, OPCODE_REG0_REG(1), in ddr3_tip_ip_training()