| /external/mesa3d/src/gallium/drivers/nouveau/codegen/ |
| D | nv50_ir_target_gm107.cpp | 235 case OP_ABS: in getLatency()
271 case OP_ABS: in getReadLatency()
|
| D | nv50_ir_target_nvc0.cpp | 111 { OP_ABS, 0x0, 0x0, 0x0, 0x0, 0x1, 0x0 },
436 case OP_ABS: in isModSupported()
609 case OP_ABS: in getThroughput()
|
| D | nv50_ir_lowering_nv50.cpp | 80 bld->mkOp1(OP_ABS, mul->sType, s[0], mul->getSrc(0)); in expandIntegerMUL()
81 bld->mkOp1(OP_ABS, mul->sType, s[1], mul->getSrc(1)); in expandIntegerMUL()
507 bld.mkOp1(OP_ABS, ty, a, div->getSrc(0)); in handleDIV()
508 bld.mkOp1(OP_ABS, ty, b, div->getSrc(1)); in handleDIV()
734 src[c] = bld.mkOp1v(OP_ABS, TYPE_F32, bld.getSSA(), i->getSrc(c)); in handleTEX()
975 src[c] = bld.mkOp1v(OP_ABS, TYPE_F32, bld.getSSA(), crd[c]); in handleTXD()
1054 bld.mkOp1(OP_ABS, TYPE_S32, i->getDef(0), i->getDef(0)); in handleSET()
|
| D | nv50_ir_target_nv50.cpp | 91 { OP_ABS, 0x0, 0x0, 0x0, 0x0, 0x0, 0x1, 0x1, 0x0 },
457 case OP_ABS: in isModSupported()
|
| D | nv50_ir_lowering_gm107.cpp | 156 src[c] = bld.mkOp1v(OP_ABS, TYPE_F32, bld.getSSA(), crd[c]); in handleManualTXD()
|
| D | nv50_ir_peephole.cpp | 507 case NV50_IR_MOD_ABS: return OP_ABS; in getOp()
817 case OP_ABS: res.data.f32 = fabsf(imm.reg.data.f32); break; in unary()
1180 Value *abs = bld.mkOp1v(OP_ABS, TYPE_S32, bld.getSSA(), i->getSrc(0)); in opnd()
1401 case OP_ABS: in opnd()
1603 (mi->op != OP_ABS && in visit()
1614 if ((i->op == OP_ABS) || i->src(s).mod.abs()) { in visit()
1948 if (!insn || insn->op != OP_ABS || insn->sType != TYPE_S32 || in handleCVT_NEG()
2184 case OP_ABS: in visit()
|
| D | nv50_ir_emit_nv50.cpp | 1458 case OP_ABS: code[1] |= 1 << 20; break; in emitCVT()
1469 assert(i->op != OP_ABS || !i->src(0).mod.neg()); in emitCVT()
1938 case OP_ABS: in emitInstruction()
|
| D | nv50_ir_emit_gm107.cpp | 786 emitField(0x31, 1, (insn->op == OP_ABS) || insn->src(0).mod.abs()); in emitF2F()
828 emitField(0x31, 1, (insn->op == OP_ABS) || insn->src(0).mod.abs()); in emitF2I()
870 emitField(0x31, 1, (insn->op == OP_ABS) || insn->src(0).mod.abs()); in emitI2F()
903 emitField(0x31, 1, (insn->op == OP_ABS) || insn->src(0).mod.abs()); in emitI2I()
3199 case OP_ABS: in emitInstruction()
|
| D | nv50_ir.h | 61 OP_ABS, enumerator
|
| D | nv50_ir_emit_nvc0.cpp | 1091 const bool abs = (i->op == OP_ABS) || i->src(0).mod.abs(); in emitCVT()
1119 if (neg && i->op != OP_ABS) in emitCVT()
2776 case OP_ABS: in emitInstruction()
|
| D | nv50_ir_emit_gk110.cpp | 1067 case OP_ABS: abs = true; neg = false; break; in emitCVT()
2608 case OP_ABS: in emitInstruction()
|
| D | nv50_ir.cpp | 38 case OP_ABS: bits = NV50_IR_MOD_ABS; break; in Modifier()
|
| D | nv50_ir_from_tgsi.cpp | 1910 val = mkOp1v(OP_ABS, ty, getScratch(), val); in applySrcMod()
3284 mkOp1(OP_ABS, TYPE_F32, val0, src0); in handleInstruction()
3341 src0 = mkOp1v(OP_ABS, TYPE_F32, getSSA(), fetchSrc(0, 0)); in handleInstruction()
|
| D | nv50_ir_lowering_nvc0.cpp | 830 src[c] = bld.mkOp1v(OP_ABS, TYPE_F32, bld.getSSA(), i->getSrc(c)); in handleTEX()
1153 src[c] = bld.mkOp1v(OP_ABS, TYPE_F32, bld.getSSA(), crd[c]); in handleManualTXD()
|