Searched refs:OP_BFIND (Results 1 – 8 of 8) sorted by relevance
| /external/mesa3d/src/gallium/drivers/nouveau/codegen/ |
| D | nv50_ir_target_gm107.cpp | 135 case OP_BFIND: in isBarrierRequired()
246 case OP_BFIND: in getLatency()
272 case OP_BFIND: in getReadLatency()
|
| D | nv50_ir_target_nvc0.cpp | 138 { OP_BFIND, 0x0, 0x0, 0x1, 0x0, 0x1, 0x1 },
446 case OP_BFIND: in isModSupported()
|
| D | nv50_ir.h | 150 OP_BFIND, // find highest/lowest set bit enumerator
|
| D | nv50_ir_from_tgsi.cpp | 3487 mkOp1(OP_BFIND, TYPE_U32, val0, val0)->subOp = NV50_IR_SUBOP_BFIND_SAMT; in handleInstruction()
3890 geni = mkOp1(OP_BFIND, TYPE_U32, dst0[c], val0); in handleInstruction()
3898 mkOp1(OP_BFIND, srcTy, dst0[c], src0); in handleInstruction()
|
| D | nv50_ir_emit_gk110.cpp | 2697 case OP_BFIND: in emitInstruction()
|
| D | nv50_ir_emit_nvc0.cpp | 2889 case OP_BFIND: in emitInstruction()
|
| D | nv50_ir_emit_gm107.cpp | 3291 case OP_BFIND: in emitInstruction()
|
| D | nv50_ir_peephole.cpp | 1415 case OP_BFIND: { in opnd()
|