Home
last modified time | relevance | path

Searched refs:OldRC (Results 1 – 9 of 9) sorted by relevance

/external/swiftshader/third_party/LLVM/lib/CodeGen/
DMachineRegisterInfo.cpp54 const TargetRegisterClass *OldRC = getRegClass(Reg); in constrainRegClass() local
55 if (OldRC == RC) in constrainRegClass()
57 const TargetRegisterClass *NewRC = TRI->getCommonSubClass(OldRC, RC); in constrainRegClass()
58 if (!NewRC || NewRC == OldRC) in constrainRegClass()
69 const TargetRegisterClass *OldRC = getRegClass(Reg); in recomputeRegClass() local
70 const TargetRegisterClass *NewRC = TRI->getLargestLegalSuperClass(OldRC); in recomputeRegClass()
73 if (NewRC == OldRC) in recomputeRegClass()
86 if (!NewRC || NewRC == OldRC) in recomputeRegClass()
DLiveStackAnalysis.cpp64 const TargetRegisterClass *OldRC = S2RCMap[Slot]; in getOrCreateInterval() local
65 S2RCMap[Slot] = TRI->getCommonSubClass(OldRC, RC); in getOrCreateInterval()
DMachineCSE.cpp445 const TargetRegisterClass *OldRC = MRI->getRegClass(OldReg); in ProcessBlock() local
446 if (!MRI->constrainRegClass(NewReg, OldRC)) { in ProcessBlock()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/
DMachineRegisterInfo.cpp71 const TargetRegisterClass *OldRC, in constrainRegClass() argument
73 if (OldRC == RC) in constrainRegClass()
76 MRI.getTargetRegisterInfo()->getCommonSubClass(OldRC, RC); in constrainRegClass()
77 if (!NewRC || NewRC == OldRC) in constrainRegClass()
96 auto const *OldRC = getRegClassOrNull(Reg); in constrainRegAttrs() local
102 assert((OldRC || getType(Reg).isValid()) && "Reg has neither class nor type"); in constrainRegAttrs()
103 assert((!OldRC || !getType(Reg).isValid()) && "Reg has class and type both"); in constrainRegAttrs()
108 if (OldRC && RC) in constrainRegAttrs()
109 return ::constrainRegClass(*this, Reg, OldRC, RC, MinNumRegs); in constrainRegAttrs()
114 if (OldRC || RC) in constrainRegAttrs()
[all …]
DLiveStacks.cpp69 const TargetRegisterClass *OldRC = S2RCMap[Slot]; in getOrCreateInterval() local
70 S2RCMap[Slot] = TRI->getCommonSubClass(OldRC, RC); in getOrCreateInterval()
/external/llvm/lib/CodeGen/
DMachineRegisterInfo.cpp53 const TargetRegisterClass *OldRC = getRegClass(Reg); in constrainRegClass() local
54 if (OldRC == RC) in constrainRegClass()
57 getTargetRegisterInfo()->getCommonSubClass(OldRC, RC); in constrainRegClass()
58 if (!NewRC || NewRC == OldRC) in constrainRegClass()
69 const TargetRegisterClass *OldRC = getRegClass(Reg); in recomputeRegClass() local
71 getTargetRegisterInfo()->getLargestLegalSuperClass(OldRC, *MF); in recomputeRegClass()
74 if (NewRC == OldRC) in recomputeRegClass()
84 if (!NewRC || NewRC == OldRC) in recomputeRegClass()
DLiveStackAnalysis.cpp69 const TargetRegisterClass *OldRC = S2RCMap[Slot]; in getOrCreateInterval() local
70 S2RCMap[Slot] = TRI->getCommonSubClass(OldRC, RC); in getOrCreateInterval()
DMachineCSE.cpp569 const TargetRegisterClass *OldRC = MRI->getRegClass(OldReg); in ProcessBlock() local
570 if (!MRI->constrainRegClass(NewReg, OldRC)) { in ProcessBlock()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/
DX86InstructionSelector.cpp296 const TargetRegisterClass *OldRC = MRI.getRegClassOrNull(DstReg); in selectCopy() local
297 if (!OldRC || !DstRC->hasSubClassEq(OldRC)) { in selectCopy()