Home
last modified time | relevance | path

Searched refs:PCC_HAS_DIV (Results 1 – 2 of 2) sorted by relevance

/external/u-boot/arch/arm/mach-imx/mx7ulp/
Dpcc.c54 {PCC2_RBASE, USBOTG0_PCC2_SLOT, CLKSRC_PER_PLAT, PCC_HAS_DIV},
55 {PCC2_RBASE, USBOTG1_PCC2_SLOT, CLKSRC_PER_PLAT, PCC_HAS_DIV},
58 {PCC2_RBASE, USDHC0_PCC2_SLOT, CLKSRC_PER_PLAT, PCC_HAS_DIV},
59 {PCC2_RBASE, USDHC1_PCC2_SLOT, CLKSRC_PER_PLAT, PCC_HAS_DIV},
60 {PCC2_RBASE, WDG1_PCC2_SLOT, CLKSRC_PER_BUS, PCC_HAS_DIV},
61 {PCC2_RBASE, WDG2_PCC2_SLOT, CLKSRC_PER_BUS, PCC_HAS_DIV},
70 {PCC3_RBASE, DSI0_PCC3_SLOT, CLKSRC_PER_BUS, PCC_HAS_DIV},
71 {PCC3_RBASE, LCDIF0_PCC3_SLOT, CLKSRC_PER_PLAT, PCC_HAS_DIV},
267 if (pcc_arrays[clk].div == PCC_HAS_DIV) { in pcc_clock_get_rate()
/external/u-boot/arch/arm/include/asm/arch-mx7ulp/
Dpcc.h305 PCC_HAS_DIV, enumerator