Searched refs:PCI_GSCR_PEE (Results 1 – 2 of 2) sorted by relevance
369 #define PCI_GSCR_PEE (0x00002000) /* PERR detected interrupt enable */ macro
845 #define PCI_GSCR_PEE (0x00002000) /* PERR detected interrupt enable */ macro