Home
last modified time | relevance | path

Searched refs:PCI_SIZE_32 (Results 1 – 7 of 7) sorted by relevance

/external/u-boot/arch/x86/cpu/ivybridge/
Dcpu.c107 PCH_EHCI0_TEMP_BAR0, PCI_SIZE_32); in enable_usb_bar()
108 pci_bus_read_config(bus, usb0, PCI_COMMAND, &cmd, PCI_SIZE_32); in enable_usb_bar()
110 pci_bus_write_config(bus, usb0, PCI_COMMAND, cmd, PCI_SIZE_32); in enable_usb_bar()
114 PCH_EHCI1_TEMP_BAR0, PCI_SIZE_32); in enable_usb_bar()
115 pci_bus_read_config(bus, usb1, PCI_COMMAND, &cmd, PCI_SIZE_32); in enable_usb_bar()
117 pci_bus_write_config(bus, usb1, PCI_COMMAND, cmd, PCI_SIZE_32); in enable_usb_bar()
121 PCH_XHCI_TEMP_BAR0, PCI_SIZE_32); in enable_usb_bar()
122 pci_bus_read_config(bus, usb3, PCI_COMMAND, &cmd, PCI_SIZE_32); in enable_usb_bar()
124 pci_bus_write_config(bus, usb3, PCI_COMMAND, cmd, PCI_SIZE_32); in enable_usb_bar()
/external/u-boot/cmd/
Dpci.c38 case PCI_SIZE_32: in pci_byte_size()
76 case PCI_SIZE_32: in pci_read_config()
182 { "base address 0", PCI_SIZE_32, PCI_BASE_ADDRESS_0 },
187 { "base address 1", PCI_SIZE_32, PCI_BASE_ADDRESS_1 },
188 { "base address 2", PCI_SIZE_32, PCI_BASE_ADDRESS_2 },
189 { "base address 3", PCI_SIZE_32, PCI_BASE_ADDRESS_3 },
190 { "base address 4", PCI_SIZE_32, PCI_BASE_ADDRESS_4 },
191 { "base address 5", PCI_SIZE_32, PCI_BASE_ADDRESS_5 },
192 { "cardBus CIS pointer", PCI_SIZE_32, PCI_CARDBUS_CIS },
195 { "expansion ROM base address", PCI_SIZE_32, PCI_ROM_ADDRESS },
[all …]
/external/u-boot/arch/x86/cpu/
Dpci.c30 case PCI_SIZE_32: in pci_x86_read_config()
49 case PCI_SIZE_32: in pci_x86_write_config()
/external/u-boot/arch/sandbox/lib/
Dpci_io.c99 ret = pci_io_read(addr, &value, PCI_SIZE_32); in inl()
126 pci_io_write(addr, value, PCI_SIZE_32); in outl()
/external/u-boot/drivers/pci/
Dpci-uclass.c256 ret = pci_bus_read_config(bus, bdf, offset, &val, PCI_SIZE_32); in pci_bus_clrset_config32()
262 return pci_bus_write_config(bus, bdf, offset, val, PCI_SIZE_32); in pci_bus_clrset_config32()
291 return pci_write_config(bdf, offset, value, PCI_SIZE_32); in pci_write_config32()
316 return dm_pci_write_config(dev, offset, value, PCI_SIZE_32); in dm_pci_write_config32()
359 ret = pci_read_config(bdf, offset, &value, PCI_SIZE_32); in pci_read_config32()
424 ret = dm_pci_read_config(dev, offset, &value, PCI_SIZE_32); in dm_pci_read_config32()
540 case PCI_SIZE_32: in pci_generic_mmap_write_config()
570 case PCI_SIZE_32: in pci_generic_mmap_read_config()
768 PCI_SIZE_32); in pci_bind_bus_devices()
786 &val, PCI_SIZE_32); in pci_bind_bus_devices()
/external/u-boot/drivers/video/
Dbroadwell_igd.c559 PCI_SIZE_32); in systemagent_revision()
/external/u-boot/include/
Dpci.h816 PCI_SIZE_32, enumerator