Home
last modified time | relevance | path

Searched refs:PIPE_CONTROL_DEPTH_STALL (Results 1 – 6 of 6) sorted by relevance

/external/mesa3d/src/mesa/drivers/dri/i965/
Dbrw_pipe_control.c53 PIPE_CONTROL_DEPTH_STALL | in gen8_add_cs_stall_workaround_bits()
108 *flags = *flags | PIPE_CONTROL_DEPTH_STALL; in gen10_add_rcpfe_workaround_bits()
295 brw_emit_pipe_control_flush(brw, PIPE_CONTROL_DEPTH_STALL); in brw_emit_depth_stall_flushes()
297 brw_emit_pipe_control_flush(brw, PIPE_CONTROL_DEPTH_STALL); in brw_emit_depth_stall_flushes()
316 | PIPE_CONTROL_DEPTH_STALL, in gen7_emit_vs_workaround_flush()
Dbrw_pipe_control.h46 #define PIPE_CONTROL_DEPTH_STALL (1 << 13) macro
Dbrw_queryobj.c112 uint32_t flags = PIPE_CONTROL_WRITE_DEPTH_COUNT | PIPE_CONTROL_DEPTH_STALL; in brw_write_depth_count()
122 brw_emit_pipe_control_flush(brw, PIPE_CONTROL_DEPTH_STALL); in brw_write_depth_count()
Dgen8_depth_state.c343 PIPE_CONTROL_DEPTH_STALL | in gen8_write_pma_stall_bits()
Dbrw_blorp.c1609 brw_emit_pipe_control_flush(brw, PIPE_CONTROL_DEPTH_STALL); in intel_hiz_exec()
1636 PIPE_CONTROL_DEPTH_STALL); in intel_hiz_exec()
1657 PIPE_CONTROL_DEPTH_STALL); in intel_hiz_exec()
DgenX_state_upload.c2158 PIPE_CONTROL_DEPTH_STALL |