Home
last modified time | relevance | path

Searched refs:PLLE_BASE_ENABLE (Results 1 – 4 of 4) sorted by relevance

/external/u-boot/arch/arm/mach-tegra/tegra20/
Dclock.c630 #define PLLE_BASE_ENABLE (1 << 30) macro
685 value &= ~PLLE_BASE_ENABLE; in tegra_plle_enable()
716 value |= PLLE_BASE_ENABLE_CML | PLLE_BASE_ENABLE; in tegra_plle_enable()
/external/u-boot/arch/arm/mach-tegra/tegra30/
Dclock.c659 #define PLLE_BASE_ENABLE (1 << 30) macro
714 value &= ~PLLE_BASE_ENABLE; in tegra_plle_enable()
762 value |= PLLE_BASE_ENABLE_CML | PLLE_BASE_ENABLE; in tegra_plle_enable()
/external/u-boot/arch/arm/mach-tegra/tegra124/
Dclock.c943 #define PLLE_BASE_ENABLE (1 << 30) macro
1005 value |= PLLE_BASE_ENABLE; in tegra_plle_enable()
/external/u-boot/arch/arm/mach-tegra/tegra210/
Dclock.c1129 #define PLLE_BASE_ENABLE (1 << 31) macro
1199 value |= PLLE_BASE_ENABLE; in tegra_plle_enable()