Home
last modified time | relevance | path

Searched refs:PLLP_OUT1_RATIO (Results 1 – 3 of 3) sorted by relevance

/external/u-boot/arch/arm/include/asm/arch-tegra/
Dclk_rst.h267 #define PLLP_OUT1_RATIO 8 macro
/external/u-boot/arch/arm/mach-tegra/
Dclock.c797 | (IN_408_OUT_9_6_DIVISOR << PLLP_OUT1_RATIO) in tegra30_set_up_pllp()
/external/u-boot/arch/arm/mach-tegra/tegra210/
Dclock.c946 reg = (IN_408_OUT_9_6_DIVISOR << PLLP_OUT1_RATIO) in tegra210_setup_pllp()