Home
last modified time | relevance | path

Searched refs:PRER (Results 1 – 4 of 4) sorted by relevance

/external/llvm/test/CodeGen/X86/
D2011-09-14-valcoalesce.ll25 ; CHECK: movl %[[POSTR:e[abcdxi]+]], %[[PRER:e[abcdxi]+]]
34 ; CHECK: movl %[[PRER]], %[[POSTR]]
46 ; CHECKALT: movl %[[POSTR:e[abcdxi]+]], %[[PRER:e[abcdxi]+]]
55 ; [[PRER] live out, so nothing on this path should define it.
56 ; CHECKALT-NOT: , %[[PRER]]
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/X86/
D2011-09-14-valcoalesce.ll25 ; CHECK: movl %[[POSTR:e[abcdxi]+]], %[[PRER:e[abcdxi]+]]
34 ; CHECK: movl %[[PRER]], %[[POSTR]]
46 ; CHECKALT: movl %[[POSTR:e[abcdxi]+]], %[[PRER:e[abcdxi]+]]
55 ; [[PRER] live out, so nothing on this path should define it.
56 ; CHECKALT-NOT: , %[[PRER]]
/external/swiftshader/third_party/LLVM/test/CodeGen/X86/
D2011-09-14-valcoalesce.ll21 ; CHECK: movl %[[POSTR:e[abcdxi]+]], %[[PRER:e[abcdxi]+]]
30 ; [[PRER] live out, so nothing on this path should define it.
31 ; CHECK-NOT: , %[[PRER]]
/external/u-boot/arch/arm/include/asm/arch-pxa/
Dpxa-regs.h1975 #define PRER 0x40F00010 /* Power Manager GPIO Rising-Edge Detect Enable Register */ macro