Searched refs:PredReg1 (Results 1 – 1 of 1) sorted by relevance
141 const MachineOperand &PredReg1 = Pred1[0]; in SubsumesPredicate() local143 if (PredReg1.getReg() != PredReg2.getReg()) in SubsumesPredicate()