Home
last modified time | relevance | path

Searched refs:Q25 (Results 1 – 14 of 14) sorted by relevance

/external/libxaac/decoder/
Dixheaacd_constants.h45 #define Q25 33554432 macro
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/
DAArch64PBQPRegAlloc.cpp92 case AArch64::Q25: in isOdd()
DAArch64RegisterInfo.td399 def Q25 : AArch64Reg<25, "q25", [D25], ["v25", ""]>, DwarfRegAlias<B25>;
758 def Z25 : AArch64Reg<25, "z25", [Q25, Z25_HI]>, DwarfRegNum<[121]>;
/external/llvm/lib/Target/AArch64/
DAArch64PBQPRegAlloc.cpp92 case AArch64::Q25: in isOdd()
DAArch64RegisterInfo.td380 def Q25 : AArch64Reg<25, "q25", [D25], ["v25", ""]>, DwarfRegAlias<B25>;
/external/llvm/lib/Target/AArch64/InstPrinter/
DAArch64InstPrinter.cpp1252 case AArch64::Q24: Reg = AArch64::Q25; break; in getNextVectorRegister()
1253 case AArch64::Q25: Reg = AArch64::Q26; break; in getNextVectorRegister()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/InstPrinter/
DAArch64InstPrinter.cpp1140 case AArch64::Q24: Reg = AArch64::Q25; break; in getNextVectorRegister()
1141 case AArch64::Q25: Reg = AArch64::Q26; break; in getNextVectorRegister()
/external/llvm/lib/Target/AArch64/Disassembler/
DAArch64Disassembler.cpp261 AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29,
441 AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29,
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/Disassembler/
DAArch64Disassembler.cpp302 AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29,
626 AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29,
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/AArch64/
DAArch64GenRegisterInfo.inc166 Q25 = 146,
2593 …h64::Q20, AArch64::Q21, AArch64::Q22, AArch64::Q23, AArch64::Q24, AArch64::Q25, AArch64::Q26, AArc…
3845 { AArch64::Q25, 89U },
4124 { AArch64::Q25, 89U },
19336 …h64::Q20, AArch64::Q21, AArch64::Q22, AArch64::Q23, AArch64::Q24, AArch64::Q25, AArch64::Q26, AArc…
19338 …h64::Q20, AArch64::Q21, AArch64::Q22, AArch64::Q23, AArch64::Q24, AArch64::Q25, AArch64::Q26, AArc…
19356 …h64::Q20, AArch64::Q21, AArch64::Q22, AArch64::Q23, AArch64::Q24, AArch64::Q25, AArch64::Q26, AArc…
19358 …h64::Q20, AArch64::Q21, AArch64::Q22, AArch64::Q23, AArch64::Q24, AArch64::Q25, AArch64::Q26, AArc…
19360 …h64::Q20, AArch64::Q21, AArch64::Q22, AArch64::Q23, AArch64::Q24, AArch64::Q25, AArch64::Q26, AArc…
DAArch64GenAsmMatcher.inc10858 case AArch64::Q25: OpKind = MCK_FPR128; break;
/external/llvm/lib/Target/AArch64/AsmParser/
DAArch64AsmParser.cpp1882 .Case("v25", AArch64::Q25) in matchVectorRegName()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/AsmParser/
DAArch64AsmParser.cpp2077 .Case("v25", AArch64::Q25) in MatchNeonVectorRegName()
/external/honggfuzz/examples/apache-httpd/corpus_http2/
D7163dfdc1bdcca79cc1bb345a0ba89cd.000afb6b.honggfuzz.cov2294 …|e�-�w]���lbq�J,�Q|m?��.ր;���68���2�K�#u���H0�P*�*�&y��D������nf*�RRm�Q25�k;WZM�G����-5z���…