Home
last modified time | relevance | path

Searched refs:Q28 (Results 1 – 13 of 13) sorted by relevance

/external/libxaac/decoder/
Dixheaacd_constants.h47 #define Q28 268435456 macro
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/
DAArch64PBQPRegAlloc.cpp143 case AArch64::Q28: in isOdd()
DAArch64RegisterInfo.td402 def Q28 : AArch64Reg<28, "q28", [D28], ["v28", ""]>, DwarfRegAlias<B28>;
761 def Z28 : AArch64Reg<28, "z28", [Q28, Z28_HI]>, DwarfRegNum<[124]>;
/external/llvm/lib/Target/AArch64/
DAArch64PBQPRegAlloc.cpp143 case AArch64::Q28: in isOdd()
DAArch64RegisterInfo.td383 def Q28 : AArch64Reg<28, "q28", [D28], ["v28", ""]>, DwarfRegAlias<B28>;
/external/llvm/lib/Target/AArch64/InstPrinter/
DAArch64InstPrinter.cpp1255 case AArch64::Q27: Reg = AArch64::Q28; break; in getNextVectorRegister()
1256 case AArch64::Q28: Reg = AArch64::Q29; break; in getNextVectorRegister()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/InstPrinter/
DAArch64InstPrinter.cpp1143 case AArch64::Q27: Reg = AArch64::Q28; break; in getNextVectorRegister()
1144 case AArch64::Q28: Reg = AArch64::Q29; break; in getNextVectorRegister()
/external/llvm/lib/Target/AArch64/Disassembler/
DAArch64Disassembler.cpp261 AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29,
441 AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29,
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/Disassembler/
DAArch64Disassembler.cpp302 AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29,
626 AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29,
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/AArch64/
DAArch64GenRegisterInfo.inc169 Q28 = 149,
2593 …h64::Q23, AArch64::Q24, AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29, AArc…
3848 { AArch64::Q28, 92U },
4127 { AArch64::Q28, 92U },
19336 …h64::Q23, AArch64::Q24, AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29, AArc…
19338 …h64::Q23, AArch64::Q24, AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29, AArc…
19356 …h64::Q23, AArch64::Q24, AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29, AArc…
19358 …h64::Q23, AArch64::Q24, AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29, AArc…
19360 …h64::Q23, AArch64::Q24, AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29, AArc…
DAArch64GenAsmMatcher.inc10861 case AArch64::Q28: OpKind = MCK_FPR128; break;
/external/llvm/lib/Target/AArch64/AsmParser/
DAArch64AsmParser.cpp1885 .Case("v28", AArch64::Q28) in matchVectorRegName()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/AsmParser/
DAArch64AsmParser.cpp2080 .Case("v28", AArch64::Q28) in MatchNeonVectorRegName()