Home
last modified time | relevance | path

Searched refs:Q30 (Results 1 – 13 of 13) sorted by relevance

/external/libxaac/decoder/
Dixheaacd_constants.h49 #define Q30 1073741824 macro
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/
DAArch64PBQPRegAlloc.cpp144 case AArch64::Q30: in isOdd()
DAArch64RegisterInfo.td404 def Q30 : AArch64Reg<30, "q30", [D30], ["v30", ""]>, DwarfRegAlias<B30>;
763 def Z30 : AArch64Reg<30, "z30", [Q30, Z30_HI]>, DwarfRegNum<[126]>;
/external/llvm/lib/Target/AArch64/
DAArch64PBQPRegAlloc.cpp144 case AArch64::Q30: in isOdd()
DAArch64RegisterInfo.td385 def Q30 : AArch64Reg<30, "q30", [D30], ["v30", ""]>, DwarfRegAlias<B30>;
/external/llvm/lib/Target/AArch64/InstPrinter/
DAArch64InstPrinter.cpp1257 case AArch64::Q29: Reg = AArch64::Q30; break; in getNextVectorRegister()
1258 case AArch64::Q30: Reg = AArch64::Q31; break; in getNextVectorRegister()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/InstPrinter/
DAArch64InstPrinter.cpp1145 case AArch64::Q29: Reg = AArch64::Q30; break; in getNextVectorRegister()
1146 case AArch64::Q30: Reg = AArch64::Q31; break; in getNextVectorRegister()
/external/llvm/lib/Target/AArch64/Disassembler/
DAArch64Disassembler.cpp262 AArch64::Q30, AArch64::Q31
442 AArch64::Q30, AArch64::Q31
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/Disassembler/
DAArch64Disassembler.cpp303 AArch64::Q30, AArch64::Q31
627 AArch64::Q30, AArch64::Q31
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/AArch64/
DAArch64GenRegisterInfo.inc171 Q30 = 151,
2593 … AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29, AArch64::Q30, AArch64::Q31,
3850 { AArch64::Q30, 94U },
4129 { AArch64::Q30, 94U },
19336 …ch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29, AArch64::Q30, AArch64::Q31, 0 };
19338 …ch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29, AArch64::Q30, AArch64::Q31, 0 };
19356 …ch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29, AArch64::Q30, AArch64::Q31, 0 };
19358 …ch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29, AArch64::Q30, AArch64::Q31, 0 };
19360 …ch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29, AArch64::Q30, AArch64::Q31, 0 };
DAArch64GenAsmMatcher.inc10863 case AArch64::Q30: OpKind = MCK_FPR128; break;
/external/llvm/lib/Target/AArch64/AsmParser/
DAArch64AsmParser.cpp1887 .Case("v30", AArch64::Q30) in matchVectorRegName()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/AsmParser/
DAArch64AsmParser.cpp2082 .Case("v30", AArch64::Q30) in MatchNeonVectorRegName()