Searched refs:R200_PP_TXCBLEND_0 (Results 1 – 5 of 5) sorted by relevance
| /external/mesa3d/src/mesa/drivers/dri/r200/ |
| D | r200_blit.c | 170 OUT_BATCH_REGVAL(R200_PP_TXCBLEND_0, (R200_TXC_ARG_A_ZERO | in emit_tx_setup()
191 OUT_BATCH_REGVAL(R200_PP_TXCBLEND_0, (R200_TXC_ARG_A_ZERO | in emit_tx_setup()
225 OUT_BATCH_REGVAL(R200_PP_TXCBLEND_0, (R200_TXC_ARG_A_ZERO | in emit_tx_setup()
|
| D | r200_sanity.c | 88 { R200_PP_TXCBLEND_0, 4, "R200_EMIT_PP_TXCBLEND_0" },
153 { R200_PP_TXCBLEND_0, 32, "R200_PP_AFS_1"},
458 { R200_PP_TXCBLEND_0, "R200_PP_TXCBLEND_0" },
|
| D | r200_reg.h | 1132 #define R200_PP_TXCBLEND_0 0x2f00 macro
|
| D | r200_state_init.c | 85 {R200_PP_TXCBLEND_0, 4, "R200_PP_TXCBLEND_0"},
152 {R200_PP_TXCBLEND_0, 32, "R200_PP_AFS_1"},
|
| /external/mesa3d/src/mesa/drivers/dri/radeon/ |
| D | radeon_state_init.c | 80 {R200_PP_TXCBLEND_0, 4, "R200_PP_TXCBLEND_0"},
147 {R200_PP_TXCBLEND_0, 32, "R200_PP_AFS_1"},
|