Home
last modified time | relevance | path

Searched refs:REG_DDR_IO_ADDR (Results 1 – 5 of 5) sorted by relevance

/external/u-boot/drivers/ddr/marvell/axp/
Dddr3_dfs.c350 reg = reg_read(REG_DDR_IO_ADDR) & ~(1 << REG_DDR_IO_CLK_RATIO_OFFS); in ddr3_dfs_high_2_low()
351 dfs_reg_write(REG_DDR_IO_ADDR, reg); /* 0x1524 - DDR IO Register */ in ddr3_dfs_high_2_low()
637 reg = reg_read(REG_DDR_IO_ADDR) & ~(1 << REG_DDR_IO_CLK_RATIO_OFFS); in ddr3_dfs_high_2_low()
639 dfs_reg_write(REG_DDR_IO_ADDR, reg); /* 0x1524 - DDR IO Regist */ in ddr3_dfs_high_2_low()
955 reg = reg_read(REG_DDR_IO_ADDR) | in ddr3_dfs_low_2_high()
962 reg = reg_read(REG_DDR_IO_ADDR) & in ddr3_dfs_low_2_high()
965 dfs_reg_write(REG_DDR_IO_ADDR, reg); /* 0x1524 - DDR IO Register */ in ddr3_dfs_low_2_high()
1259 reg = reg_read(REG_DDR_IO_ADDR) | in ddr3_dfs_low_2_high()
1263 reg = reg_read(REG_DDR_IO_ADDR) & in ddr3_dfs_low_2_high()
1266 dfs_reg_write(REG_DDR_IO_ADDR, reg); /* 0x1524 - DDR IO Register */ in ddr3_dfs_low_2_high()
Dddr3_spd.c690 if (reg_read(REG_DDR_IO_ADDR) & (1 << REG_DDR_IO_CLK_RATIO_OFFS))
963 if (reg_read(REG_DDR_IO_ADDR) & (1 << REG_DDR_IO_CLK_RATIO_OFFS))
1083 if (reg_read(REG_DDR_IO_ADDR) & (1 << REG_DDR_IO_CLK_RATIO_OFFS))
Dddr3_axp.h184 #define REG_DDR_IO_ADDR 0x1524 macro
Dddr3_init.c538 if ((ddr_width == 64) && (reg_read(REG_DDR_IO_ADDR) & in ddr3_init_main()
Dddr3_hw_training.c170 if (reg_read(REG_DDR_IO_ADDR) & (1 << REG_DDR_IO_CLK_RATIO_OFFS)) in ddr3_hw_training()