Home
last modified time | relevance | path

Searched refs:REG_SAMPLE_RESET_HIGH_ADDR (Results 1 – 4 of 4) sorted by relevance

/external/u-boot/drivers/ddr/marvell/axp/
Dddr3_init.c377 soc_num = (reg_read(REG_SAMPLE_RESET_HIGH_ADDR) & SAR1_CPU_CORE_MASK) >> in ddr3_init_main()
698 reg = reg_read(REG_SAMPLE_RESET_HIGH_ADDR); /* 0xE8200 */ in ddr3_get_cpu_freq()
707 reg = reg_read(REG_SAMPLE_RESET_HIGH_ADDR); /* 0x18234 [20] */ in ddr3_get_cpu_freq()
738 reg = reg_read(REG_SAMPLE_RESET_HIGH_ADDR); in ddr3_get_fab_opt()
Dddr3_axp.h63 #define REG_SAMPLE_RESET_HIGH_ADDR 0x18234 macro
/external/u-boot/drivers/ddr/marvell/a38x/
Dmv_ddr_plat.h81 #define REG_SAMPLE_RESET_HIGH_ADDR 0x18600 macro
Dmv_ddr_plat.c1219 soc_num = (reg_read(REG_SAMPLE_RESET_HIGH_ADDR) & SAR1_CPU_CORE_MASK) >> in mv_ddr_pre_training_soc_config()