Home
last modified time | relevance | path

Searched refs:REG_TRAINING_DEBUG_2_OFFS (Results 1 – 2 of 2) sorted by relevance

/external/u-boot/drivers/ddr/marvell/axp/
Dddr3_read_leveling.c638 REG_TRAINING_DEBUG_2_OFFS); in ddr3_read_leveling_single_cs_rl_mode()
642 (REG_TRAINING_DEBUG_2_OFFS in ddr3_read_leveling_single_cs_rl_mode()
647 (REG_TRAINING_DEBUG_2_OFFS in ddr3_read_leveling_single_cs_rl_mode()
652 (REG_TRAINING_DEBUG_2_OFFS in ddr3_read_leveling_single_cs_rl_mode()
702 add = (add >> REG_TRAINING_DEBUG_2_OFFS); in ddr3_read_leveling_single_cs_rl_mode()
705 add = (add >> (REG_TRAINING_DEBUG_2_OFFS + 3)); in ddr3_read_leveling_single_cs_rl_mode()
708 add = (add >> (REG_TRAINING_DEBUG_2_OFFS + 6)); in ddr3_read_leveling_single_cs_rl_mode()
711 add = (add >> (REG_TRAINING_DEBUG_2_OFFS + 9)); in ddr3_read_leveling_single_cs_rl_mode()
1043 REG_TRAINING_DEBUG_2_OFFS; in ddr3_read_leveling_single_cs_window_mode()
1047 (REG_TRAINING_DEBUG_2_OFFS in ddr3_read_leveling_single_cs_window_mode()
[all …]
Dddr3_axp.h243 #define REG_TRAINING_DEBUG_2_OFFS 16 macro